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ABSTRACT 
This study defined solar array electrical configurations which regulate and reconfigure, by switching, a 
16 KV, 15 KW array with electronics integrally mounted to the array substrate. A hypothetical mission 
included load requirements of: 1 KV to 16 KV, milliamperes to amperes, LO. 1% voltage regulation, and 
array switching to supply alternate load configurations. Voltage regulation is by a binary-coded digital 
switching system, which short-circuits series connected solar cell groups. Minimal total power dissipa- 
tion and high power transfer efficiency are  system characteristics. A general case solution and specific 
optimized systems were derived. Performance estimates show significant weight savings compared to 
conventional power conditioning. Problem areas include charged particle radiation and thermal transient 
effects, and high local power dissipation in semiconductor switches and electronics packaging. Future 
work requires high voltage switch and isolator development, resolution of environmental problems and 
breadboard regulator tests. 
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SECTION 1 
SUMMARY 
The purpose of the subject effort was to study electrical configurations for a high voltage solar array (HVSA) 
which would provide regulated D. C. power directly to spacecraft loads. Primary goals included definition of 
(1) conceptual designs of electrical configurations for HVSA systems with integral power conditioning, i. e., 
where all power control functions are array mounted, (2) problems (particularly with switches) associated 
with HVSA power system development, and (3) future effort to resolve problems identified. 
A representative mission was hypothesized where the HVSA (1) supplies power to ion thrusters to raise a 
spacecraft from low orbit to synchronous altitude orbit in a 90 day period and (2) switches the power to high 
frequency high voltage electron tubes for broadcast purposes for a period of 5 years.. 
Definition of generalized load requirements was made in an attempt to define HVSA configurations having 
applicability to a wide range of loads. Requirements included (1) voltage range from 1 Kv to 16 Kv, 
(2) regulated load power of 15 Kw at 16 Kv and alternately 15 Kw total at six o r  more voltage levels, (3) 
load current from milliamperes to amperes, (4) system regulation tolerance of LO. 1%, and (5) provision 
for HVSA reconfiguration to supply alternate load systems. 
The requirement to perform many and varied switching functions is fundamental to the HVSA. Switching is 
necessary to (1) arrange HVSA building blocks (power modules) in alternate series-parallel system con- 
figurations, (2) connect and disconnect loads from the power sources, (3) establish the voltage reference 
point, and (4) provide protection for loads and t b  array. Switches for functions (2) and (3) must block up 
to 16 Kv, which presently exceeds semiconductor device capability. System tradeoffs show building blocks 
should be designed for maximum output voltage; 1500 volt transistors a re  feasible and also satisfy the re- 
maining switch functions. 
Systems tradeoff studies have eliminated conventional series and shunt regulator systems and maximum 
power tracker systems in comparison to a system which achieves regulation by a binary-coded switching 
system. The selected discrete switching system (1) appropriately short circuits series connected solar 
cell groups to achieve voltage regulation and (2) reduces problems of rejecting excess array power and un- 
needed array power (when loads are off) by operating the solar cells in a shorted mode, which produces 
considerably less total heat dissipation than other techniques. 
Reliability analyses resulted in selection of an optimum array configuration to minimize effects of cell 
failures and shadows. Tradeoff studies demonstrate that on the basis of efficiency considerations it is de- 
sirable to minimize the number of building blocks, and to design for highest building block voltage and cur- 
rent that satisfies the alternate loads when the HVSA is reconfigured. 
Study goals for the HVSA configuration were the attainment of 108 watts/m and 66 watts/Kg. System per- 
formance calculations demonstrate a typical 1.5 KV HVSA building block is capable of delivering 117 watts/ 
m2 and 70.5 watts/Kg when delivering regulated power. An optimized representative system of building 
blocks delivers 24.6 Kw of regulated power with a total system weight of 381 Kg. 
2 
Major conclusions a re  that the HVSA concept is feasible, but several major problems must be resolved. 
These include: severe radiation damage in the transfer orbit, minimization of synchronous altitude radia- 
tion damage in the transfer orbit, minimization of synchronous altitude radiation effects on array mounted 
electronics, developing and qualifying a solar cell module/electronics package capable of surviving thermal 
cycling, developing a 16 Kv load switch (semiconductor or lightweight/small volume relay), development of 
a high blocking voltage low level signal coupler, electronic device characterization at low HVSA tempera- 
tures, and high local heat dissipation in semiconductor switches. 
Future work recommended includes high voltage device development, breadboard binary regulator fabrication 
and test, comprehensive power systems analyses, design and development of a typical HVSA building block, 
and resolution of aforementioned problems e 
SECTION 2 
INTRODUCTION 
This is the Final Report of the "High Voltage Solar Array Electrical Configuration Study" performed by the 
Space Systems Organization of the General Electric Co. for the NASA - Lewis Research Center under Con- 
tract Number NAS 3-8997. Briefly, the purpose of this effort was to define solar array electrical con- 
figurations which condition high voltage, high power solar arrays with all power control electronics integral 
with the array. Parallel studies have been conducted for NASA Lewis Research Center under Contracts 
Number NAS 3-8995 and NAS 3-8996. 
The anticipated advent of satellites incorporating ion thrustors and high frequency electron tubes (Klystrons, 
etc.) has created a need for D.C. power supplies with 2,000 to 16,000 volt outputs. The present thrustors 
require from 2,000 to 5,000 volts D.C. at the accelerator electrodes. The near future tubes may require 
up to 16,000 volts D. C. 
The D.C. power required for the thrustors and tubes is expected to be derived from solar arrays. It is 
further expected that for many satellites where thrustors and tubes are involved, a major portion of the 
total solar array power will be used by these systems and used at relatively constant power levels during 
steady state operations. 
Conventional solar arrays are  wired to deliver their D.C. power at less than 100 volts. For the present 
low voltage solar arrays to meet the high voltage requirements noted above, it is necessary to transform 
the low voltage into a higher voltage through the use of heavy and complex power conditioning equipment. 
Typically, each one kilowatt of regulated power is delivered with 15-30 pounds (6.8-13.6 Kg) of condition- 
ing equipment. 
In light of the system needs described above, a departure from the conventional method of developing solar 
array power may be desirable. In this regard, it  appears desirable and feasible to: 
1. Develop solar array power at the voltage levels required by the major using loads. 
2. Provide on the array itself, the power conditioning required by the major using D.C. loads. 
Such a high voltage solar array (with integrated D. C. power conditioning equipment and capable of deliver- 
ing discrete voltage levels from 2,000 to 16,000 volts to the using load) should reduce the complexity and 
weight and increase the overall reliability of the total power system. 
The information necessary to design the high voltage solar array described above must be determined. To 
obtain the information to design such arrays, research and development effort is necessary in the areas of 
(1) operating high voltage solar arrays,  (2) providing power conditioning and switching integral with the 
array (3) developing deployable large area array configurations. Studies of the first of these areas has 
been conducted under Contracts NAS 3-11534 and NAS 3-11535. The subject contract and this report are 
concerned with the second of these areas. 
The subject effort is significant because it demonstrates that regulation on the array can be performed with 
high efficiency and minimum total power dissipation compared to conventional series and shunt regulated 
power systems. Regulated load power can be delivered with a penalty of only 0.33 pounds/Kw (0.15 Kg/Kw) 
including all electronic devices (with quad redundancy), heat sinks and radiation shielding. 
Array reconfiguration, necessary to provide for supplying power to alternate load configurations, can be 
performed with transistors that a r e  readily available or need minimal development. 
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Load switching on the array requires 16Kv silicon controlled rectifiers which a re  unavailable and may not 
be feasible. Relays may be a more successful approach. Voltage isolation (16 Kv) between signal circuits 
and high voltage sections is required and can be achieved using light emitting diodes - fiber optics - and 
photosensitive devices, which are  feasible. 
The HVSA concept is shown herein to be feasible, but the device problems described previously and radia- 
tion, thermal cycling, and packaging design problems must be resolved. 
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SECTION 3 
REQUIREMENTS, DESIGN GOALS AND GUIDELINES 
3.1 GENERAL 
This section presents the contractual and technical bases for the subject study. Requirements and Design 
Goals established in the Statement of Work a r e  discussed in Section 3.2 .  Section 3 . 3  establishes Guidelines 
derived from the Statement of Work and during the Mid-Term Oral Presentation. 
3 .2  REQUIREMENTS 
3 . 2 . 1  SCOPE 
The Statement of Work defines the scope of the subject effort to be a study of electrical configurations for a 
High Voltage Solar Array (HVSA) which would provide conditioned D. C. power directly to a using load and 
define : 
1. Conceptual designs of electrical configurations for high voltage solar arrays with .integral power 
conditioning. 
2. The problems, and in particular the switch problems, associated with developing such electrical 
systems. 
3. The efforts required to resolve the problems defined by the study. 
3 . 2 . 2  TECHNICAL REQUIREMENTS 
The possible applications of a switchable HVSA are  many and varied. A single applications, hopefully repre- 
sentative of the general scope of problems, was defined to provide direction to the study. 
The array application envisioned (1) supplied power to ion thrustors to raise a spacecraft from low orbit to 
a synchronous orbit and then (2) switched the power to high frequency electron tubes for broadcast purposes. 
The array must be capable of providing power for the following periods: 
1. Produce 15,000 watts of power divided between up to six (6) different voltage and power level com- 
binations for a period of three months while traversing from a 100 N. M. (185 Km) to a synchronous 
altitude orbit. 
2. Produce 15,000 watts of power at 16,000 volts a t  the end of a period of five (5) years a t  synchronous 
altitude, 
General requirements for the HVSA study are: 
1. Use switchable building blocks to comprise the array configuration. A building block (BB) is defined 
as a combination of solar cells, power conditioning, and switches capable of (1) delivering regulated 
load power at an output voltage, VBB, and (2) being switched in series and parallel with other BB. 
2. Load Power Requirements - 15 Kw @ 16 Kv and up to 15 Kw at several (> 6) voltages in the range 
from approximately 1 to 16 Kv. 
3. Provide capability to reconfigure the solar array to any electrical series-parallel arrangement in 
the supply voltage range by command. 
4. Provide floating output voltages o r  locate ground to obtain voltages up to t 16 Kv to ground. 
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Provide capability to connect and disconnect any load. 5. 
6. 
7. 
8. 
9. 
10. 
11. 
12. 
13. 
14. 
Provide automatic protection against open circuit and short circuit failures. 
Regulate load voltage to 2 0.1% zero to full load current. 
Provide voltage isolation between signal (command) circuits and high voltage circuits on the BVSA. 
The array must be capable of operating with either a negative or a positive bias relative to the 
space plasma potential. 
The array must be capable of operating in the space environment from 100 N. M. (185 Km) to 
synchronous altitudes. 
The array's ability to perform its mission function must not be negated (except for loss of power 
in the earth's shadow) by operation in eclipse orbits. The HVSA must servive the eclipse and 
provide protection to the power electronics and loads during the eclipse transients. 
The array must have adequate safeguards for personnel protection during ground handling 
operat ions. 
The array should be capable of producing 66 watts/kilogram (30 watts/lb) and 108 watts/sq. meter 
(10 watts/ft'). 
The reliability after array deployment is a 0.99 probability of design power at the end of 5 years 
with a 90% confidence level. 
3.3 GUIDELINES AND GROUND RULES 
1. The study was to concentrate on determining the feasibility of using microelectronic packaging 
techniques to implement power conditioning and switching functions integral with the array sub- 
strate. Because of the requirement to consider light weight solar arrays of relatively thin sub- 
strate cross section, conventional discrete electronic components a re  ruled out by virtue of their 
large size. The results of the investigations pursued shall be applicable to most array configu- 
rations o r  deployment techniques. 
2. A major goal of this study was to identify the need for new devices, such as switches. On the 
basis of a survey of semiconductor device manufacturers, it was assumed that high voltage 
(16 Kv) silicon controlled rectifiers (SCR) and high voltage (1500 volt transistors) could be 
developed. This assumption permitted electrical configuration studies to proceed on the basis 
that device characteristics were not the limiting considerations. 
3. The HVSA building block (BB) is to possess a maximum of flexibility - i. e. , the capability of 
delivering power to the load over the widest practical range of voltage and current. 
range was from mA to amperes and the voltage range from hundreds of volts to non-integral 
multiples of 1 Kv, with an upper limit of 1500 volts established by semiconductor maximum 
voltage capability. 
The current 
4. The technique of deployment and construction that shall be assumed for design estimates, as to 
weight and size, is that given in Feasibility Study 30 Watts Per Pound Roll-Up Solar Array Final 
Report No. 68SD4301, dated June 21, 1968, J P L  Contract No. 951970 with General EIectric 
Company, Missile and Space Division. 
5 .  It was an early conclusion of this study that post-eclipse solar array substrate temperatures much 
below -55OC (+2180 K) will occur at syncrhonous altitudes and that state-of-the-art voltage 
references cannot maintain 2 0.1% regulation over the anticipated temperature range. Therefore, 
a ground rule was established that the voltage reference and voltage sampling and error  detection 
functions would be performed by a computer function on-board the spacecraft. 
6. Additionally, a ground rule was established that power Conditioning (voltage regulation) was not 
necessary at  HVSA temperatures below -55OC (+218' K). This was important because little or no 
data exists for electronic device performance at temperatures below -55OC (+218O K). This 
ground rule did not preclude future requirements to raise or lower the "cold" array temperature 
at which the voltage regulation function would be initiated following spacecraft emergence from 
the earth's shadow. 
Solar cells, power conditioning, switch functions and spacecraft loads must all survive and be 
protected from the potentially deleterious affects associated with eclipse orbit low temperature 
excurs ions, 
7. Electrical configuration studies will not be based upon specific load characteristics for the ion 
thruster and transmitter. Array and power conditioning configurations shall provide for maximum 
utilization of array power for all loads at  all voltage levels. 
cerning the spacecraft loads in order to maintain the study results general in nature: 
Ground rules were established con- 
a. Loads require no power during the HVSA warmup interval following eclipse. 
regulated voltage need not be made available under "cold!' array conditions. 
Therefore, 
b. Loads may not be used to hold down array voltage during post-eclipse warmup; certain loads 
may be damaged by exposure to increasing supply voltages. 
c. Loads do not require power during array reconfiguration. It is therefore possible to dis- 
connect the load(s) when in the process of array reconfiguration. 
d. Loads may not be disconnected by slowly decreasing the array voltage - certain loads may be 
damaged when exposed to slowly decreasing supply voltages. 
8. A major goal of this study was that requirements for new or  modified devices be identified and 
justified. Recommendations for device development must be accompanied by justification that 
device development is feasible. 
9. The preferred technique for voltage regulation uses switches to effect discrete or incremental 
voltage changes; however, other electrical systems concepts were to be considered. 
10. Analyses conducted early in the study demonstrated significant (charged particle) radiation induced 
performance degradation of the HVSA occurred during the transfer period from parking orbit to 
synchronous altitude. Therefore, in order to avoid excessive array penalties which could not con- 
tribute to the study goals, this degradation mechanism was omitted. Recommendations were made 
for future analyses to consider various approaches to minimize the impact of radiation damage on 
the spacecraft and HVSA. 
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SECTION 4 
ENVIRONMENT CONSIDERATIONS 
4.1 GENERAL 
The hypothetical mission described in Section 3 for the HVSA includes a range of earth orbits and an environ- 
ment in which many spacecraft have successfully operated. However, the long duration ascent trajectory 
from parking out to synchronous altitude, low thermal mass and low radiation shielding properties of the 
rollup solar array,  and requirements for high local heat dissipation capability combine to present unique 
environmental challenges to the HVSA. 
presented in this section. A separate program, the "High Voltage Solar Array Study, 
for NASA (Contracts NAS3-11534 and NAS3-11535) to consider the problems of operating a high voltage 
(16 kv) solar array in the space environment. 
These environmental factors have been analyzed and the results a r e  
is being conducted 
4.2 HVSA ENVIRONMENT FACTORS 
4.2.1 THERMAL CYCLING 
The HVSA is to operate for five years in an equatorial 24-hour synchronous orbit which is achieved by a 
spiraling transfer orbit from the 100 NM (185 Km) circular parking orbit to the 19,300 (35,800 Km) synchro- 
nous orbit over a period of 90 days. Assuming the vehicle is constrained to fly a very nearly circular orbit 
while acted upon by a nearly tangential thrust, modulated so that the thrust to mass ratio remains a constant, 
an equation relating spacecraft altitude with time has been developed and is presented in Section 9. 1, Radia- 
tion Environment and Effects Predictions, and is accompanied by a plot of the altitude vs time. 
An approximation of the number of thermal cycles (day-night transitions) encountered during the 90-day tran- 
sition is obtained by assuming a constant altitude during a 24-hour period, computing the resulting number 
of passes, up-dating the value of the altitude for the succeeding 24-hour period, computing the resulting 
number of passes, etc. summing thte total passes as this iteration is performed 90 times. The number of 
thermal cycles thus computed is 585. It can be shown that the maximum error  is no greater than the number 
of passes during the first 24-hour period (16). This number (585) assumes that the transition orbiting occurs 
in the earth equatorial plane with each revolution yielding an eclipse period. 
Eclipse periods in the synchronous equatorial orbit a r e  encountered when the sun declination with respect to 
the equatorial plane is in the range of 2 8.3 degrees, which results in 90 eclipse periods per year, o r  about 
450 thermal cycles during the 5-year mission at  synchronous altitude. 
The total number of thermal cycles incurred during the ascent and synchronous orbits is computed .to be 
approximately 1035. 
The occurrance of thermal cycling is significant for several reasons: 
1. Experience with solar arrays has demonstrated that I-V curve degradation (softening of the knee 
of the I-V curve) and open circuits (associated with solar cell fractures and interconnection tab 
fatigue arising from repetitive working) a r e  dependent upon (1) the number of thermal cycles, 
(2) rates of array temperature change, (3) maximum illuminated temperature, and (4) the r'low" 
or "cold" eclipse temperature. For purposes of this study, it is sufficient to identify the thermal 
cycling environment as a potential cause of array mechanical and performance degradation - a 
discussion appears in Section 10, Problems Identified. 
2. Another aspect of the array thermal cycling environment is the impact upon power conditioning 
and switching. Influence of temperature transients and array 'lcold'' temperatures a re  discussed 
in Section 5, Technical Analyses, for the switching, regulation, and array functions of the HVSA. 
3. Section 4.2.3 presents the array temperature profile predicted for the HVSA and the bases for the 
resulting calculations. 
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4.2.2 CHARGED PARTICLE ENVIRONMENT 
An estimate of the electron and proton fluxes in the transition and synchronous orbits and the protons in a 
solar flare model is presented in Section 9. 1, Radiation Environment and Effects Predictions. Radiation 
damage investigations reported in Section 5.3 show an intolerably large amount of solar cell power degra- 
dation caused by the ascent orbits passing through the dense regions of the Van Allen Belts. 
proceed further in this study, it was assumed that this transition damage is  protected against (perhaps by 
heavier solar cell shielding than that provided by the referenced rollup solar array,  (see Section 3) by 
altering the flight path to synchronous altitude, or by deploying only that portion of the total array needed to 
power the ion thrustor. 
In order to 
The solar flare model produces about four times as much damage-equivalent, normally-incident 1-MeV 
electron flux as the synchronous trapped electrons and protons, such that about 28 percent solar cell power 
loss is predicted for five years if no flare is considered, and about 41 percent power loss if the solar flare 
flux is included in the damage assessment. 
A possible enhancement to mission performance is the concept of retracting the rollup solar array in advance 
when a severe solar flare is expected. The referenced rollup array design readily accommodates this 
feature, requiring approximately 20 watts for less than 5 minutes per 250 ft2 array section to perform the 
deployment or retraction operation. It is noted that intense flare activity can be present in the synchronous 
orbit for periods of time up to one o r  two days in duration, indicating the need for electrical energy storage 
to maintain spacecraft orientation and to allow access to ground commands as well as to re-deploy the roll- 
up array sections. 
The impact of the charged particle environment upon semiconductor device performance and array design is 
significant and is discussed at  length in Section 9. 1, Radiation Environment and Effects Prediction. 
Sizing of the solar array for the HVSA systems considered in this study is based upon solar cell radiation 
damage due to the trapped particles a t  synchronous altitude and the predicted solar flare particles. 
4.2.3 SOLAR ARRAY TEMPERATURE-TIME PROFILES 
An estimate of the temperature versus time relationship for the HVSA was made for the 190 NM (185 Km) 
parking orbit and for the 19,300 NM (35,800 Km) synchronous orbit because these altitude extremes repre- 
sent conditions which cause the highest and lowest array temperatures in the hypothetical mission established 
for this study. 
It was assumed that the solar array is maintained perpendicular to the earth-sun line during the entire orbit. 
Array thermal mass is 0.2 lbs/ft2* (0.98 Kg/m2), with a specific heat of 380 W-sec/lb-OK. Values of 
illuminated side absorptivity and emissivity of 0.67 and 0.8, respectively, were used with back side (Kapton) 
average values of 0.41 and 0.67 for absorptivity and emissivity. Heat transfer by radiation only was con- 
sidered. A typical solar cell conversion efficiency of 8% was used for the temperature calculations of a 
normally loaded array and 0% for an unloaded array. The latter case defines the maximum array temperature 
used for heat sink area and semiconductor device temperature calculations (Section 4.2.4). 
Figure 1 presents the temperature vs time profiles for the solar array for the two extreme orbits. 
synchronous altitude profile is negligibly influenced by albedo and ranges from a low temperature of about 
-173OC (1000K) to a steady-state high temperature of about +43'C (+316'K). The significant albedo influence 
in the 100 NM (185 Km) orbit produces about a 2OoC (20°K) increase in temperaturewhen the array is above 
the subsolar point, which disappears as the array moves behind the earth terminator. Infrared radiation 
from the earth surface limits the cold temperature extreme in the low-altitude orbit to about -8OOC (193OK) 
at  the end of the eclipsed portion of the orbit. 
the 100 NM (185 Km) orbit, unloaded (efficiency = 0) solar array. 
The 
A high temperature of about +83OC (356OK) is predicted for 
*Value based upon characteristics of the referenced Rollup Array. 
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0 Based on available information, the expected cold temperature of -173OC (100 K) is beyond the range for 
which a rollup solar array has been qualified. 
End-of-Eclipse temperatures have been calculated to demonstrate the impact of thermal mass and Kapton 
emissivity (E)  variations. Figure 2 relates end-of-eclipse temperature to thermal mass and shows a 10°C 
(1O0K) increase in temperature for each 0.1 pound/foot2 (0.49 KG/m2) increase in mass. Since the mass 
of the referenced rollup array blanket assembly is 0.2 pounds/foot2 (0.98 Kg/M2) the penalty for increasing 
eclipse temperature by only 10°C (1O0K) from -174OC (+99OK) to -164OC (+109OK) is 50% in blanket weight 
and 30% total array weight. Thermal mass changes do not affect steady-state high temperature (and array 
power output). 
The wide variations reported for kapton E* have prompted the need for the curves in Figure 3. Steady state 
(illuminated) and end-of-eclipse temperature are both affected by kapton E variations but to differing degrees. 
Decreasing Kapton E from a value of 0.67 to 0.5 increases lfLOW TEMP" by only 3.5OC (3.50K) and "HIGH 
TEMP" by 10°C (1O0K) resulting in a 5% array power loss. This is a severe power penalty for a relatively 
small increase in eclipse temperature. 
ing thermal mass to N 0.235 pounds/ft2 (1.15 Kg/M2) which increases array blanket weight by 17%. 
The same increase in temperature can also be achieved by increas- 
The conclusion is that increasing mass or reducing kapton E to raise the eclipse temperature results in small 
temperature improvements with large penalties in weight and area. Therefore, future array thermal cycling 
qualification criteria will be insignificantly affected if temperature limits a r e  based on minimum weight and 
area designs. Furthermore, measurements are required to provide considerably more statistical confidence 
in Kapton E since E variations affect array power sig ificantly. 
Array sizing and performance estimates presented in Section 7, System Performance Estimates, a r e  based 
upon a steady-state synchronous altitude orbit temperature of +43OC (+316OK). Further discussion appears 
in Section 5.3, Solar Cells and Array. 
4.2.4 TEMPERATURE OF MICROELECTRONIC SWITCHES 
It has been shown in Section 4 . 2 . 3  that the temperature of the rollup solar array can be as high as +83OC 
(356'K) with incident solar energy, albedo and earth "blackbodyff radiation a s  the only heat inputs. 
dissipation in the regulation switches and the inter-building block switches will increase the array tempera- 
ture locally to values greater than shown in the array temperature-time profiles. A worst-case thermal 
analysis was performed to estimate the maximum operating temperature of a semiconductor chip (switch) 
bonded to an alumina substrate, which in turn is bonded to the back side of the kapton array blanket with 
epoxy adhesive. It is assumed for this analysis that conduction between the actual semiconductor switch and 
its alumina substrate is ideal, i. e. , they represent an isothermal mass. The choice of alumina as a micro- 
circuit substrate has not been finalized, but it does appear as a representative candidate. 
Power 
Appendix A presents the details of the thermal analysis. Starting with the rollup array and micro-circuit 
substrate, a much simpler but thermally equivalent model is developed. 
equation and a radiation equation yields the steady-state temperature for the microcircuit substrate, which 
is conservative (higher than actual) because of the worst-case assumptions made in the development of the 
thermal model. 
Iterative solution of conduction 
This method has been mechanized, and a computer program used to determine temperatures for semiconductor 
substrates dissipating from 1 to 8 watts, with substrate areas  of 4, 8, 12 and 16 cm2. The results a re  plotted 
in Figure 4. 
100 NM (185 Km) altitude with maximum solar intensity) was employed to emphasize the possible high-tempera- 
ture conditions. Values of power dissipated in the various semiconductor devices employed in the HVSA 
design are  presented in Section 5.1.11. 
The worst-case assumption of an array temperature of +83OC = +356'K (equator crossing at  
*Emissivity values in the literature range from 0.65 to 0.89; an average value of 0.67 has been determined 
for this study. 
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The thermal model incorporated in the temperature calculation process is inadequate to analyze the effect 
of the very high SCR power dissipation (16 to 80 watts). A possible approach to reducing the dissipation in 
the SCR conducting mode (80 W for an 8A load) might be to employ several parallel devices for this purpose. 
However, the load sharing problem with parallel SCR's is apparently very complex. It is also noted that, 
even with parallel SCR's, the power dissipation due to leakage when blocking high voltage is not reduced for 
each SCR, and in fact may be even greater than the dissipation in the conducting state, since vendors have 
indicated that leakage currents as high as 20 mA may occur when blocking 16 Kv. 
4.2.5 ULTRAVIOLET RADIATION ENVIRONMENT 
UV radiation has been reported (Reference 1) to cause some degradation in solar array power output. While 
of significance to the array designer this factor is not significant to the subject study. 
4 . 3  SUMMARY 
The HVSA environment, in sufficient detail to quantitatively assess the most significant effects, has been 
defined. Reference is made to other sections of this report where the effect of the environment is con- 
sidered. Temperature cycling, charged particle radiation, and the thermal environments a re  considered 
as significant environmental factors. 
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SECTION 5 
TECHNICAL ANALYSES 
This section provides detailed discussion of switching, solar array, power conditioning and various system 
tradeoff considerations e Development of a recommended system switching configuration is presented, and 
alternate approaches to regulation by discrete switching are described. Circuit schematics for the various 
switching and regulation functions are introduced and the spacecraft/solar array signal interface is defined 
for a selected method of system regulation. Comparison of alternate power system block diagrams and 
solar cell connection arrangements i s  made. The impact of a wide range of building block voltage and cur- 
rent capability on total system sizing is discussed, resulting in definition of a general building block design 
criterion. 
5.1 SWITCHING FUNCTIONS 
5.1.1 GENERAL 
The requirement to perform many and varied switching functions is fundamental to the concept of a HVSA. 
Switching is necessary to rearrange building blocks in alternate series-parallel system configurations, 
connect and disconnect loads from their power sources, establish the voltage reference point, provide 
protection for the loads and power source and to implement the discrete voltage change technique of load 
voltage regulation. Regulation switching is discussed in Section 5.2 ; this section presents considerations 
of the remaining switching functions. 
A definition of each switching function is made here, and will apply to the use of these terms throughout 
this report. 
1. Stacking Switch Connects a building block electrically in series with another building block when 
in the "ON" (closed) state. 
2. Coupling Diodes Connect the positive and negative terminals of a building block electrically in 
parallel with the respective output terminals of another building block when the stacking switch 
between the two blocks is in the "OFF" (open) state, 
3. Array Shorting Switch Short-circuits the entire output-power-generating solar cell complement of 
an individual building block when in the t70N11 (closed) state. 
4. Load Switch Connects the regulated solar array output to the I'hottt terminal of an individual load, 
permitting load current, when in the "ON" (closed) state. 
5. Load Return/Array Ground Switch Connects the spacecraft ground, or reference, point and/or the 
common load return to the solar array when in the "ON" (closed) state. 
Each of the above switch functions can be maintained in either the "ON" or ltOFF" mode for steady-state 
operation; blocking diodes a r e  automatically reverse-biased (OFF) when the associated stacking switch is 
ON. Operation of any switch function is independent of other switches, although a particular switching se- 
quence may be necessary o r  preferred. Signals governing operation of the switch functions are received 
from the spacecraft via high voltage signal couplers (see Section 5.2); signals may originate from ground 
commands or  from on-board spacecraft logic functions. 
Effort during this study has been directed toward the use of array substrate-mounted microelectronic 
components, which has precluded the investigation of more conventional, bulky components, such as 
packaged relays for switching functions. However, the question of the feasibility of a high-voltage semi- 
conductor load switch remains, and a severe design problem exists in providing adequate heat sink capa- 
bility on the array for such a device. Future effort to include feasibility determination of a high voltage 
semiconductor switch and development of a high voltage relay for the load switching function is recommended 
in Section 11. 
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5.1.2 GENERAL CASE SYSTEM SWITCHING CONFIGURATIONS 
The goals to be attempted when selecting a general purpose switching configuration for a HVSA system are: 
1. Compatiblity with the electrical requirements established in Section 3. 
2. Flexibility in structuring the building block series-parallel arrangements ~ 
A switchable block concept that would fulfill these requirements is shown in Figure 5. The system is 
arbitrarily powered by 16 1Kv building blocks and is supplying 6 different loads having various current 
and voltage requirements. There are 15 switches for connecting the 16 array building blocks in series,  
S,1-SS15, and 15 switches for paralleling the blocks, S P L ~ S P L ~ ~ .  With this switch arrangement, a 
group of one to 16 blocks can be connected in series o r  parallel o r  a combination of both, independent and 
isolated from those blocks which were not switched. This scheme does not allow arbitrary placement of a 
block in parallel with or in series with any other block, but does permit all combinations of electrical 
series/parallel arrangements possible with 16 blocks. The scheme also provides 17 switches, SGlsG17, 
for "grounding" the array at any point. The loads are connected at whatever electrical output tap repre- 
sents the correct voltage for the loads. 
The paralleling switches for this scheme require two poles, and therefore would be realized by two solid 
state switches. Thus a total of 62 switch functions a re  required to meet the most general electrical re- 
quirements established as a starting point for the switching concept developments, not including load 
switching. 
A considerable simplification in the number of switches and in command requirements can be realized by 
eliminating the electrical isolation requirement on the array switching configuration. Al l  electrical series/ 
parallel combinations of 1-Kv building blocks are still available, but loads will be at some definite potential 
with respect to all other loads and the ground connection. The electrical position of the ground in the 16 Kv 
range is still arbitrary with this simpler switching arrangement. The switches in Figure 5 which were 
used to connect the building blocks electrically in parallel (SPL1-SpLl5) a re  essentially replaced by diodes 
in the simplified configuration, which is presented in Figure 6. 
In Figure 6, there a re  15 switches controlling the series parallel arrangement, and 17 switches to select 
the arbitrary ground point, totaling 32 switches for this configuration (excluding load switches). The 
ground point could be determined merely by the loads being connected; that is, the return for the ground 
referenced load is connected to the array, and hence determines the array ground point if that return is 
grounded at the load. This would reduce the array configuration switching to 15 switches, each of which 
need only sustain the open circuit voltage of one building block. 
The load switches SLlSL6  in Figure 5 provide for a connect/disconnect function at each terminal of the 
individual load. Economy of load switching can be achieved by using a common switch in the return paths 
of several loads and also by allowing this switch to establish the array ground point. Examples of the 
significant reduction in the number of stacking, ground and load switches that can be achieved when opti- 
mizing the general switching provisions of Figure 5 for a specific system design a re  discussed in Section 6. 
In Section 6, two representative HVSA systems are  optimized for the purpose of providing a base for per- 
formance estimates. 
5.1.3 SWITCH VOLTAGE AND CURRENT REQUIREMENTS 
The maximum voltage that a switch must block when in the open state, the polarity of the blocking voltage, 
and the maximum current that must be accommodated with the switch in the closed state a re  of course 
determined by the specific system design requirements. Representative requirements applied to this study 
are  (1) load switch blocking voltages up to 16 Kv, either plus o r  minus, since the ground point can be lo- 
cated at any tap point on the string of building blocks comprising the system, and (2) maximum steady- 
state switch current of 7.5 amperes, since up to 15 Kw must be supplied at voltages in the range of 2Kv to 
16 Kv. Determination of the maximum current and blocking voltage capability required of the various 
switch functions is discussed below. 
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1. Stacking Switch - This switch is employed between two building blocks which a r e  either in series 
(when the stacking switch is  closed) or  in parallel (when the stacking switch is open and coupling 
diodes parallel the two blocks). As a result, the stacking switch need only block the output voltage 
of the building block. If the paralleled blocks a r e  of unequal design voltages, the switch must 
accommodate the higher of the two voltages. The highest current in a stacking switch would occur 
in a minimum voltage, full power system configuration (7.5A at 2 Kv in this study). A s  seen in 
Figure 6, the top 8 building blocks would be paralleled with coupling diodes, the bottom 8 building 
blocks would also be paralleled with coupling diodes, and the series connection between the two 
1 Kv, 7.5A building block arrangements would be made by stacking switch SS8, which must pass 
the maximum 7.5A. 
2. Coupling Diodes - When a stacking switch between two building blocks is closed, the coupling 
diodes are reverse biased by the building block voltage, which is the maximum voltage that they 
must accommodate. With several or more building blocks paralleled by coupling diodes to pro- 
vide sufficient load current, the maximum current through any one coupling diode will approach 
the value of load current, since the output current of the parallel block to which the load is con- 
nected does not pass through a coupling diode. 
3. Array Shorting Switch - This switch must be capable of blocking the output voltage of the building 
block to which it is connected. The maximum current through this switch is the short-circuit 
current of the solar array associated with the single building block. 
4. Load Switch - In the high voltage solar array configuration, the switches that must accommodate 
the greatest voltage difference across its terminals in the I'open'' condition are the load switches. 
The sum of the voltages which must be blocked in the forward plus the reverse directions never 
exceeds 16 Kv, as can be seen in Figure 7 and 8. Figure 7 shows a particular arrangement with 
the solar array grounded at the bottom of the lowest voltage building block, thereby supplying only 
positive voltages from the array to whatever loads may be connected. Switch S1 connects Load 1 
to the +16 Kv potential, S2 connects Load 2 to the +8 Kv potential, and S3 provides the return path 
from the loads to the OV, o r  ground, potential. The table of load switch voltages in Figure 7 lists 
the range of possible voltages that can be obtained across the terminals of each switch for the given 
ground point of connection. It is seen that S1 must block +16 Kv at terminal A with respect to 
terminal B; S3 must block +16 Kv at terminal B with respect to terminal A;  and switch 52 must 
block up to +8 Kv at terminal A with respect to B, or up to +8 Kv at terminal B with respect to 
terminal A. 
Figure 8 illustrates a situation where the ground connection is made at  the opposite end of the 
array from that shown in Figure 7 ,  thereby providing only negative voltages to the system. A s  
can be seen from the table of load switch voltages in Figure 8,  each switch (Sl, S2 and S3) still 
must block the same voltages at one terminal with respect to the other terminal. Thus, any given 
load switch must be able to block either +16 Kv in one direction and OV in the other, or +15 Kv in 
one direction and only +1 Kv in the other, o r  +8 Kv in one direction and +8 Kv in the other, etc. , 
but never more than a combined sum of forward and reverse blocking voltages of 16 Kv. 
Figure 7 shows a diode representation of forward-biased, "closed" SCR load switches; in the case 
shown, the loads are obviously powered by positive voltages only. Note that with the array 
grounded at  either end, switches 1 and 3 must be able to block 16 Kv in the forward direction only; 
there is no requirement to block voltages in the reverse direction at these two switch locations. 
Switch 2,  however, must be able to block 8 Kv in the reverse direction also. Table 1 shows the 
value of forward blocking voltage and the corresponding value of reverse blocking voltage the SCR 
load switch must be capable of blocking, depending on where in the array the load connection is 
made. 
15 
The conclusion to be drawn from the preceding discussion is that if a single, general-purpose 
load switch device were to be developed to accommodate all load point connections, it must be 
capable of blocking 16 Kv in the forward direction and 16 Kv in the reverse direction. If this 
development were not feasible, however, two devices could be used to accomplish all the desired 
load switching. One device must block 16 Kv in the forward direction and 8 Kv in the reverse 
direction, while the second device must block 8 Kv in the forward direction and 16 Kv in the re- 
verse direction. 
The maximum load current that a load switch must pass is 7.5A for the ground rules imposed on 
this study. 
5. Load Return/Array Ground Switch - The maximum forward and reverse blocking voltages and 
maximum current that the load return and/or solar array ground switch must accommodate a re  
identical to those for the rrhottt side load switch: 16 Kv and 7.5A. Additionally, this switch must 
be able to function as a switch in the closed state with no current through it from the source or 
load, as described further in Section 5.1.9, 
5.1.4 BUILDING BLOCK COUPLING DIODES 
Connection of building blocks in a parallel electrical arrangement is required when reconfiguring the HVSA 
system to supply load currents which exceed the current capability of a single building block. Figure 5 
presented a switching diagram showing that a double-pole, single throw switch function is needed to place 
a block in parallel with the block below it. A subsequent switch diagram (Figure 6) showed the replace- 
ment of each switch with two diodes to accomplish the paralleling function. 
The electrical requirements on the coupling device to perform the parallel building block connection func- 
tion are,  basically, that it must be capable of blocking the maximum building block output voltage when the 
blocks are  connected in series,  and must be capable of passing the maximum load current required from 
the parallel building block connection (almost 8 amperes). 
A transistor switch was considered as an alternate to the use of a diode for the coupling device. In the 8A 
coupling device application, a quad transistor switch would require about 1100 2 x 2 cm solar cells for 
operation, including drive power and cells necessary to overcome the series voltage drop. The use of a 
quad diode arrangement requires only 84 extra cells in a typical 1 Kw building block to overcome the series 
voltage drop. Additionally, drive circuitry and a command function would be required for the transistor 
switch. Figure 9 shows the application of both a diode and a transistor for the parallel block coupling 
function. The requirement for one emitter connection in the coupling device blocking mode and the opposite 
emitter connection in the paralleling mode show that the transistor cannot perform both functions. The 
simplicity and minimum power loss associated with use  of the diode for this function, plus the conclusion 
that a transistor cannot function in the required two modes of operation, result in the specification of a 
diode (or quad diode arrangement) to perform the parallel building block connection function. 
5.1.5 SERIES AND PARALLEL CONNECTION OF BUILDING BLOCKS 
The semiconductor devices employed as switches and coupling devices introduce small voltage drops in the 
HVSA system configurations which must be accounted for a sizing the required solar array area. 
Figure 10 presents a functional diagram of a portion of the switchable system showing parallel connection 
of 3 building blocks to supply a load. An arbitrary building block voltage and current of about 1 Kv and 1 A  
have been selected for an example. The components contributing to significant voltage losses between the 
building blocks and the load are seen to be the load switches, a lumped rrIR" loss, coupling diode losses, 
and blocking diode losses. Each building block will supply the same magnitude of voltage, but the voltage 
of each block is at a slightly different reference value. This effect is not detrimental, and is rather easily 
overcome by the system regulation logic scheme proposed in Section 5.2 of this report, which regulates by 
sensing voltage at the load. 
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Figure 11 shows a comparable diagram for a load supplied by a series connection of three building blocks. 
In this figure, the voltage drops are due to the load switches, stacking switches, lumped LR losses, and 
blocking diodes. A s  with the parallel connection of building blocks, each block operates at the same voltage 
magnitude but with each having a different reference point. The selected %p-down" regulation scheme 
readily accommodates this type of building block configuration, also. A more detailed description of the 
voltage and power losses associated with each switching function is included in Section 5.1.11. 
5.1.6 STACKING SWITCH 
Stacking switch current requirements for building block arrangements considered during this study range 
from less than 1 to almost 8 amperes. The difference in design of a 1 and 8 amp switch is in the number 
of driver stages and number of solar cells required for drive power. The reliability goal for the HVSA 
requires the use of a "quad H" arrangement of switch elements to ensure protection against failure. 
Figure 12 presents a schematic diagram for one of the four elements of a quad 8-amp stacking switch. The 
base of the high voltage transistor is back biased by 1 x 2 cm cells and four switches a r e  used in a quad 
arrangement. A conventional transistor arrangement is used here because it is most desirable for this 
switch to be normally "OFF", that is ,  requiring a positive signal to close the switch and thereby connect 
building blocks in series. An FET-type receiver may be required, however, depending upon the current 
capability of the LED/Photo transistor combination which is used as the high voltage signal coupler for the 
switch "ONt1 command from the spacecraft, 
From investigation of typical power transistor parameters, a gain of 3 to 5 provides minimum power dis- 
sipation between the sum of Vce sat X pass current and base drive power. Accordingly, the stacking switch 
designs shown provide a base drive of greater than 1.6 amps for the 8 amp stacking switch. 
Figure 13 presents a schematic diagram for one element of a 1-amp quad stacking switch arrangement. 
A possible SCR switch for stacking is shown in Figure 14. The SCR stacking switch requires less auxiliary 
array for drive current, but will require more array in the power path due to its higher voltage drop. An- 
other significant problem with the SCR stacking switch is turn-off. It seems quite unlikely that capacitive 
or inductive commutation circuits could be put on the array for stacking switch SCR turn-off, hence array 
shorting will have to be used to turn off the stacking SCR by reducing its forward voltage to zero. 
The problem of possible SCR turn-on due to dv/dt from regulation o r  load transients exists, which might 
result in operational difficulty when building blocks are paralleled and the stacking switch is in the open 
state. 
5.1.7 AREAY SHORTING SWITCH 
The array shorting switch reduces building block voltage to zero for load protection during reconfiguration, 
load switching, and emergence from eclipse when the possibility of high array voltages exists before regu- 
lation can be established. During normal operation of the building block, the array shorting switch is in the 
open state, and must withstand the maximum output voltage of the building block. The current that the 
switch must pass is the short-circuit current of the main array in the building block, which has a maximum 
value of 2.7 amps for the range of building block currents considered during this study. Consequently, the 
stacking switch described in the previous paragraph will accommodate the array shorting switch require- 
ments and tl-e same quad circuit arrangement is specified. 
An estimate of the solar cell open-circuit voltage and short-circuit current a s  a function of time on emerg- 
ing from earth shadow is presented in Section 5 . 3 .  It will be shown in a following section of this report 
that rated building block voltage is achieved at a per-cell operating voltage of 0.358 volt, with no regulation 
switches closed. 
requires that the array shorting switch be activated and effectively short the array within this time. Based 
on t k  solar cell voltage versus time estimates, the rate of voltage rise at the building block output terminals 
This voltage may be present in as short a period of time a s  2 to 3 microseconds, which 
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6 may be well in excess of 10 volts per second. Therefore, the array shorting switch must not only pro- 
tect the array components from a higher-than-building-block voltage condition, but must also prevent un- 
desirable premature turn-on of the SCR load switches due to a possible excessive dv/dt condition. Since 
the drive power for the array shorting switch is supplied by a small auxiliary array having the same rela- 
tive voltage and current buildup a s  the main array, a possibly severe design problem exists in that insuffi- 
cient drive current may be available to activate the array shorting switch before high solar cell voltages 
a r e  present. The ability of a transistor array shorting switch to safely accommodate this problem is un- 
certain, and must be established by test to verify the feasibility of a semiconductor switch for this function. 
The critical nature of this problem may result in the specification of a relay for the array shorting switch 
function. 
5.1,8 LOAD SWITCH 
Load switching is an extremely critical function in the HVSA system because of the need to isolate loads 
until regulated voltage from the source is achieved. 
The extremely high voltages (up to 16 Kv) which must be switched is the most significant problem. Load 
voltages in excess of 2000 volts well exceed present transistor capability and even expected future develop- 
ment. 
The semiconductor device which presently seems more capable of this function is the SCR. Application of 
transistor switching would be relatively simple and represent no serious problems from the turn on/turn 
off standpoint, but the SCR load switch presents several problems in this respect. 
Turn on of the SCR does not appear difficult, although a continuous gating signal may be required if  the 
value of load current is less than the minimum SCR holding current. The LED-fiber optics-photosensitive 
transistor receiver combination proposed a s  the HV signal coupler in Section 5.2 would provide the turn-on 
signal, but prevention of unwanted triggering must be carefully considered. The dv/dt on an output due to 
regulation switching and especially configuration switching must not exceed the SCR anode dv/dt capability. 
No large effect on triggering circuit noise problems is foreseen just due to the high voltage presence, al- 
though distributed capacitance on the array substrate and the space plasma effects presently represent an 
area of uncertain interaction with the semiconductor switching functions. Turn-off of tlle SCR load switch 
presents a problem. Several possibilities exist which depend upon the acceptability of voltage transients 
to the load to accomplish turn-off. 
1. Capacitive - Figure 15 presents a capacitive SCR turn-off technique. SCR 1, supplying load 
current, is turned off by the turn-on of SCR 2,  which provides a back bias for SCR 1 while the 
capacitor C1 charges. The load voltage at  turn-off is also shown in Figure 15. 
2. Load Capacitance - If there is capacitance at the load, and its value can be ascertained, the load 
switch SCR may be turned off by reconfiguring the array to a lower voltage so that the voltage on 
the SCR anode drops rapidly, thereby back biasing the SCR due to the load capacitance. This 
method of SCR turn off is shown in Figure 16. The load capacitance CL required for a 100 usec 
time constant is only 0.025 mfd - This may be true only at 16 Kv; i. e. ,  sensitive to voltages. 
3. Series Transistor - A transistor switch in series with the SCR interrupts the current for a suffi- 
cient time so the SCR will block when voltage is reapplied. This turn off must be done with the 
array configured to a low voltage to be within the transistor specifications. The transistor must 
be turned on again after the SCR is off so  the SCR blocks the high voltage when the array is re- 
configured. This technique is illustrated in Figure 17. 
The technique of method (1) is subject to a serious drawback. A lightweight high-voltage capacitor suit- 
able for mounting on the solar array is presently beyond the state-of-the-art. A consideration for method 
(2) is that the unknown magnitude of solar cell and substrate to ground capacitances on the array side of the 
SCR load switch may be comparable to the load capacitance, rendering this method ineffective. 
Method (3) appears to be the most feasible approach to configuring the load switch. U s e  of the array short- 
ing switches to reduce the source voltage to zero would result in a relatively short duration load turn-off 
time, with an excellent backup to ensure SCR turn-off being provided by the zero-voltage source. This 
method is proposed for  the load switch, with appropriate redundancy to achieve reliability. 
Figure 18 presents a block diagram of the redundant load switch arrangement. The switch redundancy 
features are: 
1. Redundant to "close" by the parallel transistors and SCRs. 
2 .  Redundant to "turn off", either by the turn off transistors in series with the SCRs, or  by reduc- 
tion of voltage by means of the array shorting switch located in the building block, both of which 
cause the SCRs to turn off by loss of holding current, and 
3. Redundant to remain "open" by the series connection of the quad SCRs. 
A schematic arrangement for an 8-ampere load switch is shown in Figure 19 and a 1-ampere load switch 
circuit is illustrated in Figure 20. 
The transistor gate to the cathode in the llSCRsll provides maximum dv/dt capability of the SCR, to reduce 
the possibility of spurious turn-on due to regulation switching and reconfiguration voltage transients. The 
series transistors could be eliminate& if knowledge of both the load and "SCR" can assure that the load 
current will be less than the Y3CR" holding current, in which case SCR turn-off would be accomplished by 
merely removing the cathode gate, The series transistor circuit allows the transistor to be normally on, 
and the current interrupt function is initiated by the temporary presence of the LED-coupled "OFF" com- 
mand. The SCR "ON" command is required to provide the gate current for the SCR to ensure conduction if 
the load current is less than the device holding current. 
5.1.9 LOAD RETURN/ARRAY GROUND SWITCH 
The block diagram in Figure 5 shows that 17 ground switches (SG1 - SG17) would be required in order to 
have the capability of placing the ground point at any 1 Kv voltage increment on a representative HVSA 
sytem having 16 Kv building blocks. Since the loads a re  returned to the system side of the grounding 
switch, a critical design problem would exist in that there may be no current through the switch when it is 
commanded closed, due to the absence of a return to the array from the ground side of the switch. The 
impact of this condition is that no collector current would exist for a transistor switch and no holding cur- 
rent would exist for a SCR type switch. It can be shown that transistor circuitry can be designed to over- 
come this problem, but of course the need for the ground switch to accommodate up to 16 Kv across it in 
the open configuration precludes the use of any present transistor. 
While the array could be grounded at 17 different points with the arrangement shown in Figure 5,  provided 
a suitable switching device were available, the final design would probably not require this many ground 
points, and only those gmund switches necessary would be included. Therefore, another approach which 
could be used i s  to determine the ground point of the array by the loads connected to it. A switch would be 
required in the power return lines which a re  grounded at the load, and this switch may be in a common re- 
turn line for several loads. An SCR or "gate turn-off switch" would probably be used, since this switch 
must block both polarities of voltage but pass current only in one direction. 
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The establishment of a ground reference point for the HVSA requires that a switch function connect space- 
craft ground to a particular tap point on the array before the array shorting switches are opened and before 
the high voltage is applied to the loads. 
It is proposed to accomplish the array grounding function and provide load return current with a single 
switch function, but since the loads a r e  not powered at the time this switch function, a unique requirement 
on this switch is that it must operate when no load current exists. 
Figure 2 1  presents a functional diagram of a "quad HI1 arrangement of the load return/array ground switch 
elements. The redundancy ensures that no single short or open failure will impair the switching function. 
The load return would be connected at the same terminals of the switch where the ground is shown. A 
schematic arrangement of one of the quad ground switch elements is shown in Figure 22. The SCR device 
Q2 and the group of solar cells between Q1 and Q2 provide a current path and sufficient voltage to ensure 
conduction for the main switch element, Q1, when the gate signal from the f fONfl  command is present, even 
with the absence of a current path external to the switch terminals. The transistor in series with Q1 and 
Q2 ensures cutoff of the main switch element, Q1, by reducing its current to zero with the presence of the 
OFF command signal. A light-emitting diode is employed as the signal isolator for both the ON and OFF 
commands from the spacecraft. 
5.1.10 HIGH VOLTAGE STACKING SWITCH AND COUPLING DIODE FUNCTIONS 
The stacking switches and coupling diode functions considered during the study have had the purpose of 
connecting a building block electrically in series or parallel, respectively, with another (adjacent) building 
block. In this application, each device must be capable of blocking the output voltage of one building block 
only. 
In the design of a specific HVSA system, as evidenced by the optimized system configurations discussed in 
Section 6, it may be advantageous to retain several building blocks connected in  series for more than one 
switchable system configuration. In this case i t  may be necessary to switch the string of building blocks, 
requiring stacking switches and coupling diodes which must block voltages higher than the output voltage 
from a single building block. 
The stacking switch and coupling diode voltage requirements therefore exceed the operating ratings (1500 V) 
for the devices shown for these functions in the single building block applications. Section 5.4 presents the 
considerations in selecting switch voltage ratings. Consequently, such stacking switches will be a direct 
adaption of the SCR load switch design, which readily accommodates the higher blocking voltage require- 
ments. The higher voltage coupling diode functions can be implemented by a series connection of several 
lower-voltage diodes, which is a common practice for obtaining high voltage blocking capability. Of course 
the SCR load switch design could also be used for this "coupling diode" function, but the complexity and 
auxiliary array penalty involved with the SCR switch makes the stacked diodes appear to be a better selec- 
tion. The coupling diode function would be configured as the parallel connection of two stacked diode strings, 
each diode string having N diodes connected in series. The parallel redundancy protects against open- 
circuit failure. The number of series-connected diodes, N, will permit possible diode short-circuit failures 
without exceeding the breakdown rating of the remaining diodes. For the diode total failure rate employed in 
this study (0.005 x l o 4  failures per hour) and a 9 to 1 short versus open failure rate, the following tabulation 
presents the total number of series-connected diodes, N, needed to achieve e 999999 reliability. 
No. of Diodes Needed for 
Voltage Capability 
No. of Additional 
Diodes for Rel, 
Total No. of Series 
Diodes, N 
2 
4 
6 
8 
10 
12 
20 
3 
5 
8 
10 
12 
14 
5.1.11 SWITCHING FUNCTIONS SUMMARY 
The following list defines the semiconductor device type and circuit redundancy arrangement recommended 
for each of the switching functions described in this section. 
Function Implementation 
Parallel Connection of 
Building Blocks 
Stacking Switch 
Array Shorting Switch 
Load Switch 
Quad Configuration of HV Diodes 
Quad Configuration of Hv Transistors (normally OFF). 
Figure E. 
Quad Configuration of HV Transistors (normally OFF). 
Figure 12. 
Quad Configuration of SCR devices (normally OFF) and Dual 
Configuration of Turn-off Transistors (normally ON) 
Figures 18, 19. 
Load Return/Array Ground 
Switch 
Quad Configuration of Elements, each having SCR device 
(normally OFF) and series Turn-off Transistor (normally 
ON). Figures21, 22. 
Table 2 presents the fundamental electrical operating requirements for each of the switching functions, as  
well as  the maximum power dissipation in the devices. The maximum values apply to the application in the 
two representative optimized systems described in Section 6 
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Table 1. Forward and Reverse Blocking Voltage Combination for Load Switch 
FUNCTION 
Stacking Switch 
Array Short ing Switch 
Coupling Diode 
Load Switch SCR 
Load Switch Tu rno f f  
T rans i s to r  
Load ReturnlArray 
Ground Switch SCR 
Load No. 2 
Connection a t  ( K V )  
0 
+ 1  
+ 2  
+ 3  
+ 4  
+ 5  
+ 6  
+ 7  
+ 8  
+ 9  
+10 
+11 
+12 
+13 
+14 
MAX. BLOCKING MAX. OPERATING MAX. STEADV-STATE MAX. P O K R  
VOLTAGE VOLTAGE CURRENT DISSIPATION* 
1500 V 1 v  8 A  8 U  
1500 V 1 v  2.7 A 2.7 u 
1500 V 1 v  8 A  8 W  
16 KW 10 v 8 A  80 !w 
1500 V 1 v  8 A  8 U  
16 KV 10 v 8 A  80 u*+ 
+15 
+16 
Switch No. 2 Blocking Voltage Capability ( K V )  
Forward Reverse 
0 16 
1 15 
2 ,14 
3 13 
4 12 
5 11 
6 10 
7 9 
8 8 
9 7 
10 6 
11 5 
12 4 
13 3 
14 2 
15 
16 
1 
0 
Table 2. Switching Function Voltages and Currents 
I I I 
* Per device 
** SCR parer d i ss ipa t i on  when blocking 16 KV may range from 16 t o  320 W, based 
~1 estimated leakage cu r ren t  of 1 t o  20 mi l l iampere. 
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Figure 6. Switching Concept With No Output Isolation Provision 
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Figure 17. SCR Turnoff By Transistor 
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5.2 POWER CONDITIONING 
5.2.1 GENERAL 
The power conditioning effort during this study has included consideration of general methods of voltage 
regulation by discrete switching, circuit techniques to effect discrete switching, selection of a system 
regulation scheme for the HVSA, impact on circuit design of 0.1% regulation requirement, and methods 
of coupling signals from the spacecraft to the solar array functions across a 16 Kv interface. Significant 
impact of the selected design on the system requirements is introduced in the areas of switching voltage 
transients, switching speed characteristics and signals required from the spacecraft, which are discussed 
in this section. 
5 . 2 . 2  VOLTAGE REGULATION BY DISCRETE SWITCHING 
Voltage regulation of a current-limited, variable-voltage power source such as a solar array can be ac- 
complished by dividing the source into discrete series-connected increments and short-circuiting the 
appropriate number of increments to maintain the output voltage at the desired level as the load and source 
characteristics change. 
Figure 23 presents three approaches to maintaining regulation by discrete switching. In method A, voltage 
is sampled at the load on the spacecraft and this signal is sent to the solar array where the reference and 
logic circuits determine which of the regulating switches are open or closed, depending on whether the 
sampled load voltage is above or below or within the allowable deadband of the threshold detectors. Method 
B employs identical logic and functions as in Method A, except the spacecraft/array interface is now located 
at the ”count up/count down” inputs to the array-mounted counter, with the reference and signal processing 
functions located within the protective environment of the spacecraft. This relocation of components mini- 
mizes the detrimental effects of extreme temperature variations and severe charged particle bombardment 
on load regulation. Method C differs from A and B in the respect that output voltage VR can be changed in 
any predetermined amount rather than in steps equal to the operating voltage of a single solar cell. This is 
accomplished by loading a storage registerbuffer stage on the array with a serial bit stream which defines 
which regulation switches will be open or closed upon execution of the ”change switch state” signal. A some- 
what sophisticated computation facility would be needed to predetermine what the new switch state should be 
to change V 
would be employed in the data processing to determine the appropriate voltage change. 
to a particular value. Knowledge of the existing switch state, not required by Methods A or B, R 
The functions required for Methods A and B are identical, and will be discussed in some detail because they 
represent a feasible approach to discrete switching regulation. A simplified block diagram of this scheme 
is presented in Figure 24, and consists of a sampling network and a constant voltage reference, an e r ro r  
amplifier that compares these two signals, and two threshold detectors to determine whether the sampled 
voltage is too low or too high. 
detectors will have an output at any instant of time; each detector is connected to i ts  own gate, and in the 
presence of a detector signal and a clock signal, a counter changes state by one count. The activated de- 
tector determines whether the count should advance or decline, at a rate established by the clock, The 
counter output is coupled to the solar cell shorting switches through driver stages to reduce the power 
drain requirement from the counter and provide high voltage isolation. The gates, counter, drives and 
switches operate as digital logic at the clock stepping rate. 
This circuitry is continuous analog. At most, only one of the threshold 
The sampling element senses the load voltage and provides a portion of that voltage as an input to an e r ro r  
amplifier. A constant voltage reference level is provided as the second input to the e r r o r  amplifier. These 
two signals are compared, and the amplifier difference (error) is applied to the detectors, 
compare the e r ro r  amplifier output with a portion of the voltage reference to determine whether the sampled 
array voltage is too high o r  too low, thereby controlling the direction of the counter. 
The detectors 
If the e r ro r  is below the threshold for the Low Detector, its output will allow the Counter to advance, at the 
clock rate, thereby increasing the array output voltage by removing the short-circuit switch across groups 
of cells. If the e r r o r  is above the High Detector threshold, the counter will decline, reducing array output. 
The difference between the High and Low threshold constitutes the regulation deadband. Within this band, 
the counter does not change, thereby maintaining the output. By using the same reference for error  sensing 
and thresholds, some reduction of drift e r ro r s  due to temperature and radiation may be achieved. 
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The driver and switch block will contain the appropriate switches for shunting the solar cell elements and 
circuitry for interfacing with the counter. The power supply module provides operating voltages for the 
integrated circuits as well as the voltage reference. 
This general regulator configuration can be used for any type of digital control by proper arrangement of 
the switches and solar cell circuits. 
The following discussion delineates the functional requirements of each element and the major problems 
expected in meeting these requirements. For each element, a typical circuit is presented using present 
state-of-the-art devices. 
extremely low temperatures) the circuits are designed using the lowest temperature for which data is 
available. 
perature for the HVSA is about -170OC (+103'K). 
Since one common problem exists for all devices used, (the lack of any data at 
The design temperature range is -55OC (+218'K) to +6OoC (+333%). The predicted low tem- 
Another problem common to all devices is that of radiation damage. 
with each device and its application. To predict these effects with any accuracy will require precise data 
on duration, amount and type of exposure. No attempt will be made in the following discussion to include 
radiation effects in the element designs, although accounting for these effects is critical in a specific hard- 
ware design, 
The effects of radiation will differ 
5 . 2 . 2 . 1  Sample Element 
Figure 25 presents a circuit configuration for the sample element. 
resistor divider which provides a sample of the array voltage and a voltage follower (unity gain amplifier 
to reduce the divider output resistance). The divider contains a trim resistor which is necessary to pre- 
cisely match the nominal sample voltage to the reference voltage. 
The sampling element consists of a 
The large values of resistance in the divider are used to reduce the power dissipated. The 10 megohm will 
dissipate approximately 98 milliwatts (1 megohm would be 980 milliwatts, etc. ). 
resistance is much too high to drive a high gain e r r o r  amplifier with minimum offset current drift error.  
Therefore, I? unity gain amplifier is used to provide a source resistance for the sample voltage of less than 
1 ohm. The drift of this amplifier is added to the sample level, but can be nulled to less than 0.0004% of 
the sample over the design temperature range. 
rejection (assuming 1% supply regulation) will be negligible. 
The resulting output 
The e r r o r  due to offset current drift and power supply 
The total e r ro r  contribution of this element would not exceed 0.0005% out of the 0.1% regulation require- 
ment for the HVSA during this study. The power dissipated would be typically 300 mw. 
5 . 2 . 2 . 2  Reference Element 
The following minimum criteria should be considered in selecting the reference element: (1) temperature, 
(2) radiation effects and (3) dynamic response. 
The best temperature compensated references presently available have temperature coefficients of 
&O. 0005%/°C. If regulation over the maximum expected temperature range of the HVSA is required, this 
reference would effectively "use up" more than 50% of the regulation range, This allows almost no effect 
of the remaining circuit parameters on regulation. Since the direction of this temperature e r ro r  is not 
predictable, it is extremely difficult, if  not impossible, to compensate. 
The effect of radiation exposure on the reference element cannot be predicted with great accuracy; however, 
it is probable that there will be some effect, resulting in a reference voltage shift. When this is added to 
the temperature effects, it becomes obvious that available reference elements are not sufficiently stable to 
provide 0.1% regulation during array warm-up following the eclipse. 
Another problem with achieving regulation upon coming out of an eclipse is that of reference dynamic im- 
pedance. Since the rate of array voltage increase is very high, a method of maintaining a dynamically 
stable reference is required. One approach to accomplishing this is with capacitive by-passing, provided 
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care is taken to prevent oscillation. A solution to the problem of maintaining a constant voltage over the 
temperature range is to use a temperature controlled reference. This may be accomplished within the 
HVSA packaging constraints with the same technique used in Fairchild PA726/7 amplifiers (Reference 2). 
This technique uses a temperature stabilized substrate, where circuit components are kept at constant 
temperature by an active regulator included on the chip. The regulator consists of temperature sensing 
circuitry which controls the collector current in a multiple emitter power transistor. A s  the ambient tem- 
perature decreases, collector current is increased thereby increasing power dissipation in the substrate. 
The use of multiple emitters allows even distribution of dissipated power in the chip. Due to the very 
small mass, the thermal time constant is very small, Fairchild data indicates a relative chip temperature 
delta of -3OC (OK) to +l0C (OK) over an ambient range of -55OC (+218'K) to +6OoC (+33OK). Combination of 
this technique with a compensated reference (such as the FCT 1135) would result in an extremely stable 
reference element. 
In the circuit shown in Figure 26, an amplifier identical to that used in the sample element is used for the 
reference element. It provides a similar output impedance and elevates the reference to a level matching 
sample element and e r r o r  amplifier outputs (above +15 VDC). 
5.2.2.3 Error Amplifier Element 
This element actually performs two functions; comparison of the sample and reference voltages, and am- 
plification of the difference or e r ro r  signal. 
any drift on the input will be greatly amplified. 
The stability requirement of this circuit is very critical since 
The circuit shown in Figure 27 utilizes a temperature controlled differential preamplifier (PA727) driving a 
low drift, extremely high gain operational amplifier (PA725). 
drive characteristics very nearly as good as a chopper stabilized amplifier (with much less complexity). 
Since the input to the operational amplifier stage has been amplified by 100, the afrect of its drift on the 
pre-amplifier is approximately divided by 100. 
less than 0.5 V/"C (V/OK). 
The pre-amplifier provides a gain of 100 with 
The effective offset voltage drift for this element would be 
The e r ro r  amplifier was designed to provide amplification of 500, which results in an e r ro r  signal output 
of k3.35 V over the regulation range. The use of this minimizes the effect of detector offset drift and pro- 
vides more positive switching of the detectors. 
5.2.2.4 Detector Elements 
The purpose of the detectors is to compare the amplified e r ro r  signal to some upper and lower reference 
levels and provide a logic input to the proper counter gate if  either limit is exceeded. 
criteria for circuit selection must include high gain, fast response time and low offset voltage, 
The necessary 
The circuit in Figure 28 includes both upper and lower limit detectors and counter input gates. 
pre-amp/operational amplifier combination used as the e r r o r  amplifier will provide very low offsets and 
temperature stability. In this application, the amplifiers are used in an open loop configuration, resulting 
in a minimum circuit gain of 100 million. Therefore, an input signal of 0. 05 microvolts over the limit will 
present a logic input to the gate. The capacitive feedback serves to reduce AC gain and stabilize the stage. 
The size of this capacitor will be determined by the maximum response requirement. Since the open loop 
gain is so high, it could be reduced to lessen the effect of offset drift on the stage. The magnitude of drift 
is approximately the same as in the e r r o r  amplifier, however, the effect on the output will be much greater 
dile to the high gain. 
The same 
5.2.2.5 Clock Element 
The function of the clock is to provide a sampling rate. The actual rate required will be determined by the 
required transient response of the regulator and the switching speed of the transistors used as switches. If 
i t  is necessary to maintain regulation during emergence from an eclipse, the sample rate must be quite 
high; perhaps in the megahertz range. This would present no problem in the clock design, in fact, a higher 
rate would require smaller timing capacitors. However, the rate will be limited downstream by the power 
switches. Therefore, a tradeoff is necessary between required transient response, switching speeds (and 
efficiency) and, possibly, capacitor size. 
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A low frequency (5 KHz) clock circuit is shown in Figure 29. The frequency is determined by the values of 
C,  R1, R2, and R3 with temperature compensation of frequency accomplished by using a thermistor for R2. 
Since variations in the 15 V zener voltage will affect only duty cycle and not frequency, stability in this 
device is not extremely critical. 
for ope rating T ransi s tor-T ransi stor Logic devices . 
The output gate is required to insure the fast switching time necessary 
If a clock frequency greater than about 5 KHz is required, it can easily be implemented using a high gain 
integrated RF/IF amplifier i. e. , PA703 which can provide frequencies up to multi megahertz. 
5.2.2. 6 Counter Element 
The counter must control the number of switch elements as a function of commands from the detectors. 
The rate at which the counter changes state is controlled by the clock and direction of counting by the de- 
tectors. 
the High o r  Low gates, If the voltage sample is greater than the upper reference, clock pulses are fed to 
the down side of the counter which then increases the number of shunted cell elements. If the sample is 
greater than the upper reference, clock pulses are fed to the up counter which reduces the number of 
shunted cells. When the e r r o r  is between limits, the counter does not change state. 
This is accomplished by gating the clock pulses to either the U P  or DOWN counter inputs through 
An UP/DOWN counting circuit will 11 outputs is shown in Figure 30. 
from one of the detector gates and provides signal outputs to the switch driving circuits. 
gating shown inhibits the counter when the switch commands a re  either all open or all closed. This circuit 
is capable of operation at any counting frequency up to 30 MHz. 
The circuit receives clock inputs 
The additional 
5.2.2. 7 Power Supply Element 
The function of this element is to provide all operating voltages for the digital regulator circuits, An 
auxiliary solar cell circuit is necessary for this purpose due to the inefficiency of dropping the main array 
voltage to the required level. The requirements of the auxiliary array would be 32 V at perhaps 0.5 amp. 
Output regulation is accomplished at two levels using integrated regulators, as shown in Figure 31. 
5.2.2. 8 Summary 
One of the major problems common to all regulator elements is that of operation at temperature below 
-55OC (218'K). Since no specifications for operation below this temperature have been published, a ground 
rule which is established for this study specifies that the solar array shorting switch will maintain zero 
output voltage upon emerging from orbital eclipse until the array components have warmed up to -55OC. 
The time required for the array to warm up from its coldest eclipse temperature of -173OC (100OK) to 
-55Oc is approximately two to three minutes. 
Radiation damage to semiconductors can be very severe for the 5-year HVSA mission. 
providing adequate shielding to minimize the degradation of performance is presented in Section 9.1, Radia- 
tion Environment and Shielding. 
Considerations on 
5.2.3 TECHNIQUES FOR REGULATION BY DISCRETE SWITCHING 
To devise a switching scheme to provide regulation, i t  is assumed that the solar cell voltage is essentially 
constant for a 1 volt change in the output of a 1000 volt building block (since there are always more than 
1000 cells in series to develop 1 Kv, the voltage change per cell is less than 1 millivolt). Accordingly, 
the change in output obtained will consist of the voltage contribution of those cells added o r  removed. To 
regulate within a two volt band ( & O . l % ) ,  the voltage change should be less than 2 volts but realistically must 
be less than 1 volt to allow for sampling and reference errors.  This results in a requirement that the low- 
est increment switched is 1 or  2 cells, since the typical solar cell operating voltage is in the 0.4 to 0.5 
volt range at steady state array temperatures. Special consideration must be made for the significantly 
higher output voltage from an unloaded solar cell at the cold post-eclipse temperatures, and will be dis- 
cussed in this section. The regulation switch techniques that have been studied include non-binary incre- 
mental, binary with saturated transistor switches, binary with controlled-voltage switches, binary switch- 
ing system with linear shunt regulator, binary switching with a digital shunt regulator, and a binary system 
with saturated transistor switching and a compensated digital shunt regulator. 
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5.2.3.1 
In order to obtain a HVSA building block output voltage increment equivalent to 2 solar cells, for example, 
a switch could be placed across every two series-connected cells in the array. 
plishing this switching are shown in Figure 32. A typical value of 1000 V is assumed for the building block, 
requiring approximately 3000 solar cells in series to provide maximum power from the array at the end of 
5 years operation in the synchronous orbit. Of the 3000 cells, about 1300 may be unswitched, since the 
-55OC solar cell open-circuit voltage is 0.75 volt per cell, and the 1000 V building block limit would not be 
exceeded. 
Two methods of accom- 
The remaining 1700 cells would then require 850 switches to maintain voltage regulation. 
The number of switches required for the technique of Figure 32 could be reduced by using 20-cell blocks 
after the first  1 0  switches as shown in Figure 33, and using appropriate logic. This reduces the required 
number of switches from 850 to 94. The same technique can then be applied to the 20-cell blocks; ten 20- 
cell blocks, then 200-cell blocks. If this reduction in switches is carried to the optimum arrangement, the 
switching arrangement is a binary one, that is, each succeeding block has twice the cells of the preceding 
block. With binary switching the logic is simplified to the least complex and minimum parts in that the con- 
trolling logic is the states of the memory flip flops in a binary counter. 
Since each regulation switch must be provided drive current, the auxiliary power requirements for regula- 
tion increase as the number of switches increases. Since this power is provided by an auxilizry array, the 
area required for the array is also increased as the number of switches increases. Therefore, minimizing 
the number of switches reduces the auxiliary array requirements and improves the overall system efficiency 
and enhances reliability with a significantly lower parts count. 
The use of an incremental switching scheme with many switches would minimize the voltage transients in- 
curred when a switch changes state, since a switch would be across only a few solar cells. An arbitrary 
switching code, such as the Gray code, while changing only one bit at a time (unlike binary, which can 
change the state of all of i ts  bits for a single count change), does change higher order bits, which would 
correspond to a change in output voltage of more than one solar cell at a time, Applicability of the Gray 
code to solar cell switching is rather uncertain, since the value of any given bit in a Gray code system 
changes as the count changes. This would correspond to a transistor switch being connected across dif- 
ferent numbers of solar cells at various times, which does not appear to be a simply-implemented system. 
A typical design of a regulation shorting switch in a quad redundant arrangement is shown in Figure 34. A 
Light Emitting Diode (LED) to photo transistor command interface provides voltage isolation between the 
command source and the switch. A junction Field Effect Transistor (FET) is used in the circuit because the 
FET has a low resistance, or is "ON, I t  when no bias is applied to the gate. 
mally ON condition which means all regulation shorting switches will be ON, or shorting, when no command 
is supplied from the regulator. Since regulation will not occur until sufficient power is available to operate 
the regulator, the array will always be in a low voltage state after an eclipse. The FET also provides a 
high impedance receiver to the photo transistor, which has a fairly high impedance output. 
This element provides a nor- 
Each of the four elements of the quad shorting switch requires auxiliary driving arrays to the base of the 
shorting transistor. 1 x 2 cm or smaller solar cells can be used for the FET bias and base back bias cells 
to save area since the current demand is less than 30 milliamps for these cells. When the shorting switch 
is on, the back bias cells will be pushed into reverse voltage by the base drive current, and using small 
solar cells minimizes the current loss of reverse biasing these cells, The worst (or highest) current gain 
rsquired of the output transistor is approximately 3 to 4 to ensure low saturation voltage. 
5.2.3.2 Binary Switching with Saturated Transistor Switches 
A minimum-parts switching arrangement to provide regulation is to apply binary techniques to remove o r  
insert portions of the array, i.e., use switches which remove 1/2, 1/4, 1/8, 1/16 . . . , . of the array. 
This is accomplished by shorting series blocks of parallel cells, hence removing that block's contribution 
to the total voltage. A discrete change of one solar cell can be obtained, therefore, in shorting groups of 
0 to 2047 solar cells with only 11 switches. 
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The smallest number of cells which must be switched is determined by the accuracy requirement, the out- 
put voltage being regulated, and worst case (highest) voltage of the solar cells. A 1000 volt building block 
has been selected as being representative for the HVSA study and the regulation requirement is 0.1%. The 
maximum worst case (open circuit, cold) solar cell voltage is approximately 0.9 volt. To regulate a 1000 
volt block to 0.1% (I1 volt) the voltage band encompassing regulation is 2 volts wide. If the references, 
e r ro r  detector and control were exact, the smallest increment switched could be s 2 volts. 
about 1/2 the band for sensing, reference, and e r r o r  detecting elements, the smallest element switched 
must be < 1 . 0  volt. 
-170OC (103'K) array temperature), the smallest increment of which must be switched is one (parallel row) 
solar cell. 
0.9 volts/cell) or 1111 cells, if regulation were to be attempted immediately after leaving eclipse. How- 
ever, if the array is permitted to reach -55OC (218'K) the maximum p e r c e l l  voltage will be 0.75 volt. 
But allowing 
Since the worst case voltage of one cell is approximately 0.9 volts (estimated for 
The maximum number of series cells which do not need to have shorting switches is (1000 volts/ 
Figure 35 represents the switching arrangement for binary control of a 1000 volt array segment. Each 
block in the figure represents series-connected parallel rows of solar cells with a number in the block in- 
dicating the number of cells in series. Block 1 is comprised as shown in Figure 36, 
where 
V = voltage of one solar cell 
= I + I + , , . . + I (as required to meet load current requirements) IL 1 2 n 
0 
Block 2 is comprised as shown in Figure 37, 
where 
vo = v + v 2  = voltage of two solar cells 
1 
= I + I + , . . + I (as required to meet load current requirements). IL 1 2 n 
Blocks 4, 8, 16 . . . 1024 and 747 are constructed similarly. Each block is either shorted by a switch 
placed in parallel with it, o r  allowed to contribute to the output voltage. The block above the 1024 block is 
the number of cells needed in addition to the binary blocks to provide 1000 volts at rated load at end of life 
plus margin for failures. 
Each change in the binary number (output of counter) causes a change in the states of one or more of the 
switches in parallel with the binary blocks, but the net result is the addition or deletion of one solar cell 
row. This is true so long as the blocks are binary; that is ,  each block has twice the number of series cells 
of the preceding block. The number of unswitched cells in the main array, shown above the 1024-cell block 
in Figure 35,need not be a binary number. The electronics to perform most of the binary cell switching 
will be simple transistor switches. The highest transistor voltage requirement is 500 volts at S11. A quad 
arrangement, as shown in Figure 34, will provide full redundancy. A basic problem associated with the 
saturated switch is, of course, the voltage across the transistor when it is in the shorted (closed switch) 
mode. 
ability to regulate within the narrow (kO. 1%) tolerance band. 
sion of the controlled voltage switch. 
The voltage drops across the non-ideal switches may have a very significant effect on the system's 
This problem is treated further in the discus- 
An important failure effect which affects regulation capability is solar cell failure. The capability of the 
binary switching systems depends upon the voltage of each element being twice the voltage of the next 
lower one and so  on. Solar cell failures will change the voltage contribution of a block, hence, altering 
the terminal voltage change expected when the element is added to removed. Where the block voltage is 
quite large (> 100 volts), with bypass diodes around each small number of series - connected rows, the 
effect of losing a few series rows would be negligible, Obviously, in the 0.4 ,  0. 8, and 1. 6 volt segments, 
a failure among the cells in these rows will drastically affect the voltage change on closing or  opening the 
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switch across these rows Bypass diodes prevent large voltage losses but will not prevent loss of regulation 
because the diodes can only provide a limit of approximately 0.7 volts forward drop which is -0 .7  volts 
across the cell, which should be +O. 4, or a net change of -1.1 volts. A more practical means of protection 
may be to put redundant solar cells in parallel in those rows which will be used for the 0.4, 0.8 and even 
the 1. 6 volt regulation element. 
5 . 2 . 3 . 3  Binary Switching with Controlled Voltage Switches 
The need to obtain precise voltage changes in the switched binary cell sections of the building block is 
critical to meeting the regulation goal of this study. Precise voltage changes (corresponding to multiples 
of actual solar cell voltage) a re  required with each bit since even a seemingly small difference of 0.4 volt 
per bit (saturated voltage of a quad switch arrangement), when 10 bits change simultaneously, results in an 
e r ro r  of 4 volts at the output bus, which is obviously loss of regulation for a 0.1% regulation requirement 
at 1 Kv. Adding cells above the binary increment number of cells in a regulation block to compensate for 
the switch drop will not solve the problem, since this compensating cell voltage will change significantly 
with cell temperature, while the switch saturation voltage is relatively constant. Figure 38 shows a block 
diagram of a regulation switch circuit which eliminates the effect of the possible series cumulative voltage 
drop of saturated transistor shorting switches, and ensures that an exact binary voltage change occurs upon 
a switch opening or closure. Voltage across reference solar cells in the main power stream is sensed and 
compared to the voltage across the regulation switch in the operational amplifier to maintain the regulation 
switch voltage at some multiple of one solar cell. This assures a precise binary voltage change at the 
building block output terminals. 
The "Regulation Switch, when closed, "shorts" a series connection consisting of a pure binary complement 
of solar cells plus 4 additional solar cells. "Regulation Switch'' voltage is forced to be equal to the "Refer- 
ence Solar Cell" voltage via the "Operational Amplifier" feedback network. 
Switch" closed "Regulation Block Solar Cells" (RBSC) output squals "Reference Solar Cells" output. 
Thus, with the "Regulation 
Prior  to "Regulation Switch" closure, RBSC output equals the sum of the binary complement of solar cells 
plus the 4 additional solar cells which operate at the same voltage as  the Reference Cells since all carry 
the same current. Closing the "Regulation Switch'' reduces total RBSC output to a voltage equal to that of 
the "Referenced Solar Cells" by the feedback action described above. RBSC output changes effectively by 
the output voltage from the pure binary complement of solar cells. 
With this technique, two solar cells are  added in series within each binary segment of solar array for each 
transistor, o r  a total of four extra ser ies  cells per each quad switch, as  shown in Figure 39 for a ll-binary- 
switch, 1 Kv building block. 
to the voltage of two solar cells in the power stream (reference cells). 
tional block diagram and a schematic showing circuit components, the reference solar cells, the regulation 
block, and auxiliary array for a quad redundant arrangement of the controlled voltage regulation switch. 
LED's are employed as  the high voltage signal coupling device to open the normally-closed switches. An 
operational amplifier is used to  drive the shorting switch. The switch voltage is compared to the drop 
across a block of reference cells at the summing junction to adjust the drive to keep the switch voltage equal 
to the voltage across the reference cells. Note that the reference cells are  part of the output power array, 
and not part of the auxiliary array. 
delivering power, resulting in a switch voltage of at least 0.716 V, which minimizes the drive power needed 
from the auxiliary array (compared to saturated switch operation). 
The voltage of each transistor in the shorting switch is regulated to be equal 
Figures 40 and 41 present a func- 
The solar cells will always operate at greater than 0.358 V when 
The schematic of Figure 41 applies to a regulation switch for a building block having a nominal load current 
capability of 0 . 9  ampere. A s  will be shown in Section 6, building blocks with maximum current require- 
ments of 0.1A and 1.75 are also used to configure a representative HVSA system. The weight and area 
penalties associated with the regulation function can be minimized by a "custom design'' of the regulation 
switches for the particular building block requirements. 
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Although the lower-order binary switches do not require the same high voltage blocking capability of the 
higher order switches (up to 1000 volts for the 12th binary switch in a 1.5 Kv building block), the same 
components and circuit design are recommended for all regulation switches in a building block to minimize 
the number of different devices which must be developed or qualified for the discrete-switching HVSA concept. 
5,2.3. 4 Binary Switching Enhanced with Linear Shunt Regulator 
One technique which would compensate for the effects of saturated transistor switch voltage drops, provide 
more linear control of building block output voltage and higher frequency response, is to use an analog shunt 
regulator instead of shorting switches for the lower 3 bits in the binary switching system. Figure 4 2  shown 
the regulation elements and the interface from the e r ro r  detector to the analog shunt regulator element. The 
analog regulator will control several more than twice the number of series cells representing 3 bits so that 
a t  zero output voltage e r ro r ,  the shunt regulating element will be a 50% of its voltage capability, providing 
a voltage transient capability equal to that of 3 bits (7 solar cells) of either polarity. The nominal design 
would permit the analog regulator to operate only plus o r  minus 40% from the nominal (zero output voltage 
e r ro r )  50% operating point, thus avoiding saturation and cutoff of the regulator, providing linear operation 
and somewhat faster response time. The 40% voltage range deviation from the regulator midpoint corre- 
sponds to a building block output voltage deviation which is at the limit of the up or down detector deadband 
threshold, so that a digital regulation switch correction to output voltage is initiated for any greater devia- 
tion of output bus voltage. Figure 43 illustrates this concept: if  an output bus voltage deviation would tend 
to cause the analog regulator to operate below 20% or above 80% of its voltage range capability, the voltage 
correction would be made digitally, which would return the analog regulator voltage to near its nominal 
(50%) point of operation. 
It is recognized that power dissipation associated with a shunt regulator may be a significant problem since 
the array-mounted microelectronic components are heat-sink limited in regards to handing power. Power 
dissipation on a per-regulating element basis could be minimized and reliability enhanced by using parallel 
solar cell strings in the reference loaded cell block and in the regulated cell block for the lower 3 bits. A 
shunt regulator element could be used with each of the parallel strings, isolating possible failures by the 
use of blocking diodes in each string, as shown in Figure 44. 
5.2.3.5 Binary Switching with Digital Shunt Regulator 
Another type of controller for the 3 least significant bits in a binary regulation scheme is shown in Figure 45. 
The three bit signals shown represent the three lowest outputs from an 11-bit counter which would normally 
activate the three lowest value digital regulation switches. Thus a digital interface is maintained: the volt- 
age across the shunt regulator element corresponds to the voltage across the three least significant digital 
switches in a binary system, and regulation is still maintained by discrete voltage changes in the three 
lowest value solar cell blocks. However, an important advantage is obtained with this "incremental" shunt 
regulator, compared to a binary switch system. The signal obtained from the "reference" solar cell block, 
in conjunction with feedback from the regulator output, is used to ensure that the voltage change across the 
regulator in response to an input "bit" signal is an exact multiple of an actual solar cell operating voltage, 
as is required for proper operation of a binary regulation system. Without this feature, as in an uncom- 
pensated switching system such as described in paragraph 5.2.3(b), the voltage change upon a switch closure 
is not a multiple of actual cell voltage because the saturation voltage of the shorting switch prohibits a zero- 
volt short. 
5.2.3. 6 Binary System with Saturated Transistor Switching and Compensated Digital Shunt Regulator 
Another approach to compensating for the voltage drop across shorted regulation switches is shown con- 
ceptually in Figure 46. Precise binary voltage regulation in response to signals from the 3 least significant 
bits from the counter is accomplished exactly as shown in Figure 45. In addition, the shunt regulator will 
provide a voltage correction for each of the remaining 8 higher order digital switch voltage drops. 
switch compensation network shown in Figure 46 provides a signal to the shunt regulator operational ampli- 
fier which is proportional to the number of higher-order closed switches. 
cells allows the compensation network to provide a signal whi.ch accounts for the fact that switch saturation 
voltage is a function of load current. Since the voltage sensed across the reference solar cells is also 
affected by solar cell temperature and the switch voltage is not, the partial regulator shown in Figure 46 
The 
Sensing of the reference solar 
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removes the effect of cell temperature from the compensation signal presented to the shunt regulator. Note 
that this technique requires that solar cell temperature be sensed, which is not required with any of the 
other regulation techniques considered during this study. 
5.2.3.7 Regulation With Lower Values of Building Block Voltage 
Allowing 0.1% of the 0.2% regulation band (fO. 1%) for reference and sampling error ,  building block output - 
voltage changes per  switch change must be less than 0.1% of the output voltage. Assuming a regulation 
switching scheme which switches a single solar cell at a time, the minimum output voltage which can be 
regulated is therefore 1000 times the maximum solar cell voltage, Assuming an initial cell voltage of 0.75 V 
(open-circuit voltage at a cell temperature of (218'K) -55OC), the minimum block voltage that can be regu- 
lated to &O. 1% is 750 volts. 
paragraphs (a) through (f). 
This applies to the six discrete switching techniques described in the preceding 
The lower building block voltage restriction of 750 V for 0.1% regulation is mandatory only when the lowest 
bit causes an output change which is equal to the operating voltage of one "whole" solar cell. With a linear, 
digital, 3-bit shunt regulator replacing the 3 lowest-order switches in a binary switching scheme, such as 
shown in Figure 45, the output voltage change corresponding to a single count change can be a fraction of the 
voltage of a single solar cell, However, the fourth bit would have to consist of an integer number of solar 
cells (since the fourth bit is a conventional shorting switch). If the fourth bit were only a single cell, the 
voltage change in the first, or lowest, bit would be one eighth of a cell, in a binary system. Again assuming 
a maximum solar cell voltage of 0.75 V, a one-bit change would result in a building block output change of 
about 0. 094 volt, and a permissible building block voltage of as low as 94 volts with 0.1% regulation. How- 
ever, such low voltage changes would be difficult to assure from a design viewpoint because the operational 
amplifier off-set drift and shunt regulator element gain changes due to the expected temperature range and 
radiation exposure would probably prevent a design for voltage changes in the millivolt range under worst- 
case conditions. 
5.2.4 SELECTION OF HVSA SYSTEM VOLTAGE REGULATION METHOD 
The various building block voltage regulation methods that have been described in the preceding paragraphs 
include : 
1. Non-binary incremental switching 
2. Binary system with saturated transistor switches 
3. Binary system with controlled voltage switches 
4. Binary switching with linear shunt regulator 
5. Controlled voltage binary switching with digital linear shunt regulator 
6. Binary saturated-transistor switching with compensated digital linear shunt regulator 
For lower voltage applications (VBB less than 750 V) the switching systems must be augmented with linear 
regulator sections in the building block if 0.1% regulation is to be achieved (item 4, 5 and 6 above). 
linear regulators can provide analog output voltage control o r  can produce output voltage incremental changes 
which are a fractional part of a solar cell operating voltage. Since the highest solar cell voltage, when 
regulation is required, is 0.75 volt (beginning-of-life, 218'K(-55'C)), the lower building block voltage limit 
of 750 V is defined for systems where the smallest voltage change is that of a single cell and 0.1% regula- 
tion is required. 
3 W per element) by the use of smaller area solar cells (2 x 2 cm) in the regulator array section, and 
employing one regulating element for each parallel string of series-connected solar cells. The efficiency 
of a shunt regulator-augmented system is slightly lower, and the additional circuitry required will probably 
somewhat reduce system reliability, but where 0.1% regulation is specified for a low output voltage these 
alternatives must be considered. 
The 
Power dissipation in the shunt regulator elements can be kept acceptably low (less than 
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The non-binary incremental switching system (item 1 above) is the only system that can eliminate large 
switching voltage transients on the output bus while regulating (see Section 5.2. 6 of this report for a dis- 
cussion of switching voltage spikes). Placing a switch across each series-connected solar cell would of 
course eliminate the voltage spikes caused by switching a much larger binary segment of cells, The obvious 
drawback of the incremental switching system is the extremely large number of switches required (approxi- 
mately 2200 for a 1 Kv building block). The reliability of such a high parts-count system would probably be 
significantly decreased, and the efficiency penalty involved with providing drive power for all the switches 
is very severe (approximately 0.3 ft2 of auxiliary solar array area is required for a quad regulation short- 
ing switch). 
Methods to reduce the number of switches required to perform the regulation function have been described 
previously. A s  the reduction is carried to the optimum condition (fewest switches), the binary switching 
scheme results, and is represented by item 2, above, where the shorting switch (transistor) is either cut 
off (switch open mode) o r  saturated (switch closed mode). The disadvantage of this technique is that the 
saturated transistor is not an ideal, zero-voltage switch. Therefore, in a binary system when for example, 
the lower ten switches are opened and the eleventh switch is closed (representing a desired output voltage 
change from 1023 shorted cells to 1024 shorted cells) the actual output voltage change is that caused by one 
solar cell plus the saturated voltage of 9 transistors. Such a resultant voltage change would be about 4 volts 
(with quad transistor switches), which can be much greater than the required regulation tolerance. 
The switch voltage drop problem discussed in the preceding paragraph is eliminated with the use of controlled 
voltage switches in the binary system. Figure 41 presented a circuit approach to achieve switch voltage con- 
trol. Basically, the shorting switch (quad transistor arrangement) is connected across the required binary 
number of solar cells plus 4 solar cells. When the switch is shorted, i t s  voltage is maintained precisely at  
the operating voltage of 4 solar cells, resulting in an exact binary cell voltage change. 
Although a 10-bit binary switching scheme provides a count greater than 1000 (21° = 1024) and therefore a 
single switch change is less than 0.1% of the total voltage, 11 binary switches are required to regulate a 
building block to 0.1% over the temperature range from -55OC (218'K) to the high temperature steady-state 
value, This condition is determined as follows: 
1. Example: Desired Building Block Output Voltage = 750 V 
2. End-of-Life Solar Cell Maximum-Power Voltage (+43OC) (+316'K) = 0. 358 V 
750 
0.358 3. Minimum Number of Solar Cells Required = -= 2100 
4. Number of Unswitched Cel ls  with 10-Bit System = 2100 - 1023 = 1077 
5. 
0 
Building Block Voltage at Beginning-of-Life at -55OC (+218 K) with 10 binary switches 
shorted = 1077 x 0.75 V/cell = 808 V 
Since the building block voltage can be higher than the desired value of 750 V, another switch, for a total of 
11, is required to maintain regulation. 
The minimum building block voltage capable of being regulated to 0.1% with a binary switching system is 
1000 x V cell max or 750 volts for regulation starting at -55OC (+21S°K) (all allowing one half the k0. 1% 
regulation band for sensing and reference errors).  This corresponds to a binary shorting regulator which 
adds one cell with the first  bit and 1024 cells with the 11th bit and has approximately 50 non-switched cells. 
By adding in series the appropriate number of non-switched solar cells, the building block voltage can be 
raised to 1340 volts. Above 1340 volts, the 11-switch binary arrangement cannot be used because the block 
of unswitched cells which is needed in addition to the 2047 cells in the regulator to supply 1340 volts at end 
of life provides more than 1340 volts at -55OC, beginning of life. Thus, a building block voltage of 750 to 
1340 V can be obtained with the same 11-switch binary regulator design, Extra cells which are added to 
compensate for blocking diodes, coupling diodes, and reliability do not change the regulation design since 
they are  added to overcome known (or allowed) losses and do not raise the theoretical output voltage. 
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To obtain building block voltages above 1340 volts with a binary switching concept, one of two alternatives 
may be selected. An 11-switch system with a base 2 can be used (the first switch shorts 2 cells instead of 
I ) ,  but in order to maintain the 0.1% regulation requirement the minimum building block voltage for this 
system is 1500 V. The upper voltage limit for this system is 2680 volts. A 12-switch binary system can be 
used to accommodate the 1340 to 1500 volt range, This would permit 0.1% regulation, but a t  a slight loss in 
efficiency. The 12-switch binary system can also regulate up to a maximum limit of about 2700 V, with a 
single cell change per switch change. While the 12-switch binary system and the 11-switch binary system 
with a 2-cell base can functionally regulate the higher voltage building blocks, the higher voltages would 
require higher rated devices for the shorting and stacking functions. Both these switches must be capable 
of blocking the output voltage when in the "OFF" condition. 
The stringent voltage regulation requirement of O:l% is feasible with the discrete switching techniques, how- 
ever, two fundamental operating conditions can significantly degrade the regulation performance of the pro- 
posed digital regulating scheme: 
1. Instability of the voltage reference when exposed to the extreme temperature and charged 
particle radiation environment 
2. Operation over a wide current range with variable in-line voltage losses between the source 
and the loads. 
These two problems were recognized and discussed at the Mid-Term Presentation. It was concluded that 
the severe environmental effects on the voltage reference could be avoided by locating the required precision 
reference in the controlled environment aboard the spacecraft, and supplying any required reference signal 
to the array by means of the on-board computer or other type of spacecraft/array interface. 
To compensate for the effect of line voltage drops on load regulation, the load voltage must be sensed at the 
load. 
A sensing network (a precision resistive voltage divider) at each load would supply a continuous voltage 
signal to the voltage reference electronics for comparison to the controlled environment precision voltage 
reference. 
Either "Method B" o r  "Method C ,  ' I  described in Section 5.2.2, can be utilized to overcome the two prob- 
lems of line drop and reference voltage protection. The relative advantages of these two methods of regu- 
lation by discrete switching are  not very well defined at the level of spacecraft interface studies considered 
during this effort. Method B will be tentatively selected as being representative of feasible regulation 
methods because it appears to present a somewhat less complex spacecraft/array interface, requiring only 
an up-count or down-count signal input to the counter, with no switch-state feedback to the spacecraft- 
mounted logic functions. 
A functional block diagram for the recommended discrete switching regulation system is shown in Figure 47. 
The preferable signal arrangement between the spacecraft and the array would be two low-level logic lines 
(count up, count down) to accommodate voltage-isolating digital signal couplers. Basic operation of the 
system would be as follows. A pulse on the up-count line (initiated by sensing a low-voltage condition at the 
load) would cause an increase in array output voltage by commanding the binary regulation counter on the 
array to change the state of the digital regulation shorting switches, effectively placing more solar cells in 
series with the array. Two up-count pulses would provide twice the voltage increase at the array output. 
Likewise, pulses on the down-count line would cause a reduction of array output voltage. The pulse width 
would be determined by the logic selected for use on the array. The pulse repetition rate will be limited by 
the switching speed of the regulation switches. 
potential, with high-voltage (up to 15 Kv) signal coupling between the 11 counter outputs and the regulation 
switch drivers, or (2) the counter can be operated at the building block potential, with up to 16 Kv coupling 
required at the up/down count input lines, and signal coupling between the counter and switch drivers across 
a potential no greater than the building block output voltage. 
The counter will be (1) operated at the spacecraft ground 
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Other features possible with the coupling of updown count or switch driver signal are: 
1. In-flight trimming of load voltage by commands to the reference electronics o r  data process- 
ing electronics, such as may be required to alter the operating mode or output power of a load 
2. Preset an array output voltage prior to connecting a load, either by sending a switch-state 
signal o r  temporary sensing at  array output rather than at the load. 
In addition to the above-described signals, spacecraft electronics should provide another low-level logic 
signal to the array-mounted regulator for failure management and to provide maximum control. An "All 
Open" signal could be sent to all switch drivers in a building block in the event that a counter malfunction 
is observed, provided that the regulation switches .in the other series-connected building blocks can still 
maintain proper load voltage. 
A feature of the binary switch system which provides flexibility of operation is i ts  ability to limit building 
block output voltage considerably below the design value of output voltage. The building block voltage can 
range from its designed maximum value down to the voltage determined by the product of the number of 
unswitched cells and the maximum solar cell operating voltage. Since the voltage reference is contained in 
the spacecraft and the input "regulation" signal to the array is only an 'Iup count" o r  'Idown count" signal, 
the switches will close and reduce output voltage as long as the "down-count" signal is present, down to a 
lower voltage limit determined by the number of non-shorted solar cells in the building block when all 11 
binary switches are  closed. 
ment of 750 - 1340 volt blocks. Hence, it is possible to provide any tap voltage from 2000 to 16,000 volts. 
Such a series combination of blocks to provide taps will not readily reconfigure in parallel to provide higher 
current at lower voltages. 
may be possible to obtain an arrangement that will have nearly equal voltages being paralleled when the array 
is reconfigured. The problem with inequality of building block output voltages when blocks are paralleled is 
that some power capability is lost because some cells may be operated at less than peak power or other 
groups of solar cells would have to be kept shorted to obtain the proper voltage. 
VBB output voltage can be operated at a lower voltage. 
closed continuously, reducing the maximum power capability of the block. 
voltage configurations do not require maximum power, this method could be used to obtain desired voltages, 
in the reduced power configuration, from blocks designed to provide maximum (higher voltage) power in 
another configuration. 
Thus any arbitrary voltage above 2000 volts can be obtained by a series arrange- 
By clever placement of the different voltage blocks and the stacking switch, i t  
A building block rated for 
If certain HVSA system power/ 
This is done by maintaining specific shorting switches 
Consideration of the advantages and limitations of each of the voltage regulation methods studied during this 
program has led to the decision to recommend the use of the 11-switch binary system with controlled voltage 
quad transistor switches for the HVSA building block output voltage regulation. The other regulating methods 
considered other advantages and present solutions to particular problems in several unique areas. However, 
on the basis of maximum system efficiency, least parts count, capability of providing maximum building 
block voltages from 750 to 1340 volts with identical regulator and switch design, and flexibility in allowing 
building blocks to operate over a range of voltage below the maximum value, the 11-switch binary system 
appears to be most advantageous for a general-purpose building block concept. 
5 . 2 . 5  HIGH VOLTAGE SIGNAL COUPLING 
A significant problem exists with providing an interface for the digital regulation switch signals and the solar 
cell switching transistors, as well as for actuation of the other switching and control functions (load and 
array grounding switches, stacking switch and solar array shorting switch). This interface requires the 
coupling of a very low voltage, common return driver to the high voltage, floating return switches. Two 
methods of accomplishing this function were investigated; transformer coupled using high frequency signals 
and light coupled devices, 
The first method requires that the digital information be used to control a high frequency oscillator. The 
oscillator frequency is then transformer coupled to the high voltage array, rectified and filtered. The 
resulting DC is then used to control the high voltage switches. This concept is illustrated in Figure 48. The 
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use of sufficiently high frequency would reduce the transformer size; however, this reduction would be 
limited by the high voltage insulation requirement. 
ponents on the array will make the use of transformer coupling difficult due to their size. 
The packaging constraints imposed in mounting com- 
The second and more promising approach is a light coupling technique using a light emitting diode (LED) 
transmitter and a photo sensitive receiver. 
The coupling of a signal by light permits direct d. c. coupling without any electrical connection. The concept 
is simply a light emitting source illuminating a light sensitive receiver. 
to  provide switched drive a s  required. The optical path provides physical separations and insulation for 
high voltage isolation. 
The receiver signal is amplified 
Lamps, a common light source, could probably not be applied in this severe environment. However, semi- 
conductor devices such as  light emitting diodes (LED) or laser diodes are  presently being used to illuminate 
photo diodes or light sensitive transistors for optically coupled isolation switches. 
An investigation of existing light coupled devices in a single package showed present day ratings up to 5 Kv 
for an axial lead pencil shaped device. The high gain is 
desirable but not necessary when a high impedance element is used with the light detector, such as  an FET. 
The high gain is due primarily to the closeness of the emitter and receiver and low transmission loss be- 
tween the elements, hence the device inherently will have lower breakdown voltage. 
High gain devices rated at 100 volts were found, 
Light-emitting diodes require 20 to 50 milliamps at a voltage of 1 to 1 .5  volts, or up to 75 milliwatts per 
LED. This current and voltage requires that drivers be used at the output of the logic circuits. 
The load switch, stacking switch, and array shorting switch appear identical to the signal source: 4 LED's 
must be driven in a redundant manner. Four drivers and four lines could be used to signal a quad switch 
arrangement, as  shown in Figure 49. The design of the drivers must have no single failures which leave 
it on. 
The LED's for regulation switches are driven by the counter and the "all open'? signal. Obtaining full  build- 
ing block output power is dependent upon opening all regulation switches, so the "all open" command must 
not be dependent upon circuitry or power associated with the counter, which could fail. Accordingly, it is 
assumed that sufficient drive will be available from the "all open" signal to drive all the LED's of the regu- 
lation switches. The circuitry to drive these LEDs from the counter and the "all open" signal is shown in 
Figure 50. The resistors limit and evenly distribute the current to the LED's. The diodes in the "all open" 
line prevent that line from loading the transistor output. The transistor is a current amplifier stage for 
the counter output, 
The most readily adaptable micro-circuit device for the high voltage signal coupling application appears to 
be the Texas Instruments TIXL-103, which consists of an LED bonded to a photosensitive transistor with a 
thin layer of glass. This device, though rated at  100 volts, has a characteristic breakdown in excess of 
800 volts and the manufacturer believes rated breakdown somewhat above 1000 volts can be obtained. This 
device is an encapsulated chip approximately 75 x 100 mils in area and about 50 mils thick. 
significantly higher voltage isolation capability can be obtained by bonding the emitter and receiver to the 
opposite ends of a fiber optics bundle. Some gain will be lost due to a loss of light reaching the receiver 
compared to the TIXL-103, which has very little separation between the emitter and receiver. The most 
significant problem would probably be packaging the LED-fiber optics-photo transistor device and handling 
the high voltages into and out of the package containing the isolator. Applicable specifications for the LED 
high voltage signal coupler needed for the HVSA appear in Section 9.4, Device Survey. 
TI believes that 
5.2.6 SWITCHING VOLTAGE TRANSIENTS 
Step changes in output voltage are an inherent characteristic of any discrete switching voltage regulation 
system. In addition, transient voltages (or spikes) will occur in a sequence where more than one switch 
changes state. 
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The worst switching transient with a binary switching system will occur when the value of the count repre- 
sented by the outputs of the binary counter is at its midpoint. At this point, the count change in an 11-bit 
arrangement causes 1 0  switches to close and one switch to open, or vice versa. The transient occurs be- 
cause the switches do not change state simultaneously or in zero time. 
may "close" faster than the Itopening" switch "opens. I f  This will probably be the case since the circuit 
design to accommodate worst case will result in excess gain existing under nominal conditions. The addi- 
tion of some capacitance in the operational amplifier circuit could assure this "make before break" condi- 
tion. 
eliminated. 
For instance, the "closing" switches 
This seems desirable since only negative voltage transients will occur and overvoltage spikes will be 
The magnitude of the negative transient in the binary switching scheme depends upon the building block out- 
put voltage. 
number of cells supplying voltage at that time: 1024 cells of the 2047 cell in the 11-bit regulator, plus non- 
switched solar cells in the building block. Hence, the individual cell voltage at which the maximum transient 
occurs can be calculated: 
The conditions for maximum transient (switches 1-10 closed and switch 11 open) defines the 
= V /No. of non-shorted cells 
'cell BB 
The total number of cells in the building block is determined by the minimum allowable cell operating volt- 
age (Maximum-power voltage of a cell at steady-state temperature at end of 5 years): 
Total Cells = V /O. 358 V (2 1 BB 
For the condition of maximum negative transient, the cells in the first 1 0  bits are  shorted, and the number 
of non-shorted cells remaining is equal to the number of total cells minus the cells in the first 10 bits or 
'BB No. of non-shorted cells = - - 1023 0.358 (3) 
Substituting the relationship of equation (3) into the denominator of equation (l), the per-cell operating volt- 
age at the time of maximum transient is 
= V / (VBB/O. 358 V - 1023) 
'cell BB 
Now when the 11th switch is closed, it will introduce a transient voltage at the building block terminals 
equal to the number of cells in the llth bit (1024) times the per-cell operating voltage, o r  
= 1024 X VBB/ (V /O. 358 V - 1023) BB V TRmax 
(4) 
(5) 
The maximum transient voltage defined in equation (5) was evaluated, and is plotted as a percentage of 
building block output voltage in Figure 51. 
One conceivable method of reducing the switching transients is as follows: If the regulation shorting switches 
were ramped on and off, it may be possible to control the ramping so that the rate of voltage change is equal 
for both polarities (turning on and turning off). If the ramping were slow compared to the signal propagation 
time to all the switches, starting times of the different switch ramps would be virtually the same. 
resulting output voltage transient would be zero if the "ramp-ons" were identical to the "ramps-offs. IT 
Without perfect synchronization, the transient would not be zero but a considerable reduction in the magni- 
tude would be obtained. The ramping would, of course, cause a transient high power dissipation condition 
in the shorting switches, which will limit the ramp time obtainable. The ramping would also reduce the 
regulation response time since changes in count could not occur as rapidly. 
The 
It is noted that the voltage transient magnitude depicted in Figure 51 is a worst case, occurring only when 
the highest order (llth) binary switch is actuated. This situation can occur only when the solar array tem- 
perature is warming up from -55OC. If the array were to be maintained in a shorted condition for an addi- 
tional short period of time (2 to 3 minutes) the available array voltage would be considerably less and the 
maximum transient may be only a fraction of the values indicated. 
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5 . 2 . 7  SWITCHING SPEED CHARACTERISTICS 
An estimate of the switching speed (response time) for turn-on and turn-off of the various switching functions 
on the HVSA is presented below. 
5 . 2 . 7 . 1  Regulation Switches 
Switching Component Regulation Switch Turn-ON TU rn-0 F F 
1 1 bit counte T? 0.027 PS 0.027 P S  
3 . 0  PS 3 . 0  PS 2 Light coupled switch 
Ope rational Amplifier 
slew rate3 
Regulation switch and 
driver stages4 
8.2  P S  3.5  PS 
0.060 PS 0.490 P S  
Total Delay = 1 1 . 3  P S  7 . 0  P S  
Allowing some margin, 12 micro seconds are required for a one count change; the maximum (count) repeti- 
tion rate is therefore 1+12 P sec = 83,000 Hertz. The total time required for a complete count for an 11 
bit counter (maximum to minimum power) is 2047 counts x 12 P sec/count = 2 4 . 5  milli seconds. 
Notes: Switching times are based on: 
1. Counter: NSC DM 7563. 
2. Light coupled switch: T1 X L 103 rise and fall times. 
3. Fairchild P A741 operational amplifier slew rate is 0.425 V/P sec. 
Output must fall from 1 . 5  V to 0 to turn off, and rise from -2 V to 1 . 5  V to turn on, 
4. 3 transistors including regulation switch (2N5151). 
5 . 2 . 7 . 2  Array Shorting Switch and Stacking Switch 
The transition from array maximum to zero power (array shorted) occurs within 4 P sec of the !'array short 
command" for the array shorting switch. This includes the light coupled switch and transistor delay times. 
Since the stacking switch employs the same circuit and components, its response time will be the same. 
5 . 2 . 7 . 3  Load Switch and Array Grounding Switch 
No estimate can be made for the SCR switches since this device must be developed and tested, and the con- 
struction and switching characteristics are not known. Load switch switching characteristics are very im- 
portant since up to kilowatts of power can be dissipated in this device during the transition from a cutoff 
condition (blocking) to a saturated condition (conducting load current). 
5 . 2 . 8  SIGNALS REQUIRED FROM SPACECRAFT 
A summary functional and electrical description of the various signals required by the HVSA from the space- 
craft is presented in Table 3. Some of the signals are generated by logic functions in the spacecraft com- 
puter (such as  up or down count signals for regulation), while others originate as  transmitted ground com- 
mands (such as  HVSA system reconfiguration signals), 
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5.2.9 POWER CONDITIONING SUMMARY 
A method for maintaining voltage regulation by discrete switching has been selected which senses load volt- 
age and provides a digital e r r o r  signal to be sent across the spacecraft/array interface. The e r ro r  signal 
is either an up-count or down-count signal which changes by one count the state of an array-mounted binary 
counter. Eleven quad redundant transistor switches respond to the output from the counter, shorting or 
opening a shunt path across binary numbers of series solar cells in the main array. A binary system with 
controlled-voltage transistor switches ensures meeting the goal of 0.1% output voltage regulation over a 
range of building block voltages from 750 to 1340 volts with a single 11-bit regulator design. Any building 
block can be operated at  a lower-than-design voltage if required, at some loss in deliverable output power. 
Light-emitting-diodes/fiber-optics/photo-transistor packages provide the high voltage isolation capability 
for transforming signals to the various HVSA functions. 
Voltage transients approaching the building block voltage in magnitude can occur with binary switching, but 
can be significantly reduced if system regulation is not required until the array temperature approaches the 
steady-state value (about 5 minutes in synchronous orbit). Switching speed of the various switch functions 
is limited by the length of time a transistor requires to be pulled aut of saturation, which is about 12 micro- 
seconds for most transistor switch functions on the HVSA. 
Transistors having the capability of blocking up to 1000 volts are required for the binary switching arrange- 
ment in a 12-bit system. 
Problem areas exist in trying to provide close-tolerance regulation before the load is connected, establish- 
ing a 1 6  Kv isolation capability for the LED signal couplers, eliminating switching voltage transients and 
providing fail-safe counter operation. 
49 
;r" 
u
 
cn 
m
 
S
 
>
 
L
 
-0
 
m 
W
 
-
I 
d
 
L
 
0
 
+- W 
>
 
L
 
-0
 
W
 
c, 
m
 
c
,
 
ln 
h
 
U
 
m
 
W
 
c, 
cn 
.
I
-
 
-
I-
 
- n
 
.
I
-
 
L
 
0
 
+
- 
m
 
- n
 
w
 
-
l 
d
 
L
 
0
 
lc
 
W
 
>
 
L
 
U
 
c
,s
 
s
u
 
w
c
, 
L
 *? 
u
 
w
r
 
+
, 
.
I
-
 
m
Y
 
w
u
 
m
m
 
c
,
 
h
ln
 
U
 
m
=
 
cu
r 
.
r
 
$
5
 
m
 
=: Z0 
s
 
0
 
0
 *
I
-
 
o
c
,
 
L
o
 
*
7
 
5
, 
s
a
l 
m
n
 
r
w
 
c
,
L
 
%
 m 
- n
 
W
 
-1
 
d
 
L
 
0
 
+
- 
a, 
>
 
L
 
u
 
.
I
-
 
u
 
a, 
L
 
.
I
-
 
0
 
S
c
,
 
0
-
 
w
w
 
L
m
 
S
 
s
o
 
o
n
 
3
0
)
 
L
 
m 
- n
 
W
 
-
I 
N
 
L
 
0
 
+
- 
W
 
>
 
L
 
u
 
a, 
m
m
 
-
L
 
3
0
 
n
c
, 
ln 
u
 
-
I
-
 
s
l
n
 
o
s
 
W
L
 
ln
c
, 
I
-
u
l
 
S
 
0
 -
r
 
c
,
>
 
8
-
3
 
*
r
 
u
rn
 
m
'Z
 
ln 
W
 
-
I 
N
 
L
 
0
 
'c
 
W
 
5
 
L
 
-0
 
a, 
m
m
 
-
3
-
 
3
0
 
ln 
-0
 -
7
 
s
l
n
 
o
s
 
u
m
 
W
L
 
ln
c
, 
-
u
l
 S 
0
 
.
I
-
 
c
,
>
 
.
u
 
- n
 
.I-- 
a
c
,
 
u
)
 *E 
- n
 
W
 
-
I 
d
 
L
 
0
 
+
- 
W
 
>
 
L
 
U
 
W
 
c, 
m
 
c
,
 
U
 
m
 
a, 
c, 
cn 
-
7
 
% 
m
L
 
w
w
 
I
n
s
 n
 
-
c
,
 
3
 o
r
 
0
 
1
1
3
0
 
w
w
m
 
>
 s
c
o
 
w
o
 
F
 u
+
-
 
w
o
 
u
rn
 
*? 
0
 w 
o
m
m
 
1
%
 L
 
- m
o
-
 
m
s
c
, 
c, 
S
 
cu L 
L
 
3
 
0
 
N
 
h
 
m 
c, 
0
 
>
 
N
 
- F n m E 0 m c, m W u > W U L W P 3 E 0 Lo v .I- .. L a, a W > L i3 n n W -l .. W I- O % % 
L
Y
 
w
u
 
n
o
 
m
 
s
m
 
U
IU
 
- -D ms 
.
r
 -
I
-
 
L
Y
 
w
u
 
n
o
 
m
 
m
s
 
m
-0
 
w 
*
I
-
 
S
J
 
O
D
 
- t-D sm
 
.
r
 
.
C
 
- 
L
Y
 
w
w
 
n
o
 
m
 - ~n sm
 
m
s
 
.
r
 
ln
-
0
 
w 
*
I
-
 
s
s
 
- o .n 
c
 
w 
-
7
 
s
s
 
o
n
 
L
 
W
 
c, 
S
c
,
 
3
u
 
o
w
 
u
lc
 
%
 
s
m
 
0
 
*
I
-
 0
 
w
c
, 
m
 
-
c
,
 
s
 *? 
a
s
0
 
L
 
*
r
 
-
c
,
 
m
m
 
L
W
-
 
w
s
3
 
o
o
w
 
-
I
U
L
 
m
s
s
 
3
~
m
 
L
 
a, 
c, 
s
c
,
 
3
u
 
o
w
 
V
l
c
 
+
- 
s
a
 
0
 
*
r
 0
 
c
,
c
,
 
m
 
I
-
c
,
 
J
 -
r
 
W
S
O
 
L
 
*
C
 
7
.
P
 
l
n
m
 
W
c
,-
 
w
s
s
 
.? =
I rn 
m
o
w
 
p
s
V
L
 
m
s
 s
 
W
 
m
 
c
,
 
0
 
>
 
c
 
*
I
-
 c
 
c
u
 
c, 
+
- .? 
m
 
- m :z ST
J
 
L
m
 
3
0
 
I-
-
 
-
 
U
 
S
 
s
a
 
u
E
 
W
E
 
.
I
-
 
0
 
3
0
 
m
-
 
U
G
-
 
m
lc
 
0
0
 
-
1
=
 
W
 
m
 
c
,
 
0
 
>
 
c
 
'
I
-
 r
 
r
u
 
c
,
 
o
m
 
s
u
 
L
f
u
 
3
0
 
I
-
-
 
m
 
F
 
m
 
E
 '5 
.? s c, 
w
3
 
L
n
 
.? c, 
c
,
s
 
s
o
 
W
 
0
 
W
L
 
f3
w
 
O
N
 Q
) 
m 
0
 
*
Y
I
u
 
L
 u
c
,
 
0
 0
-
 
r
-
0
 
n
 
v
)n
 >
 
W
 
m
 
c, 
0
 
>
 
e
 
*
C
 u
 
r
c
,
 
o
m
 
s
u
 
L
m
 
s
o
 
I-- 
m
 
7
 
m
e
 
s
 '5 
-0
 
c
s
 
u
m
 
Q
E
 
V
- 
E
 
5
0
 
c
n
v
 
-U
=
 
I
u
s
 
0
0
 
1
:
 
c, 
L
 
0
-
0
 
s
s
 
c
n
m
 
E
 
L
O
 
L
 
cc 25
 
W
 
S
 
S
 
0
 
u
 
S
 
5 n 
50 
j IGNALS GENERATED 
ON SPACECRAFT 
4ETHOD A 
LOAD VOLTAGE 
SAMPLE 
YETHOD B 
COUNT UP 
COUNT DOWN - 
QETHOD C 
SERIAL B I T  STREAM 
TO ESTABLISH SW - 
STATE 
ARRAY-MOUNTED FUNCTIONS 
TO REG 
sw 
DRVRS 
V R  CHANGES BY 1 
CELL AT CLOCK RATE 
COUNTER STATE 
KNOWLEDGE NOT REQUIRED 
SAME OPERATION AS 
METHOD A 
TEMPERATURE AND RADIATION 
TO REG EFFECTS ON REGULATION 
sw ARE M I N I M I Z E D  
DRVRS 
1 " 
V, CHANGES BY VARIABLE ' PREDETERMINED VALUE 
REG I STER TO REG SWITCH STATE FEEDBACK 
TO S/C I S  EMPLOYED '-7 BUFFER F) sw 
DRVRS 
SWITCH STATE 
Figure 23.  Methods of Regulation by D i s c r e t e  Switching 
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Figure 24. Block Diagram of Discrete Switching Voltage Regulation Scheme 
I?\ + R 2  = \OQK - SELECT 
T O  M I N I M I Z E  D R \ F T .  
ET - TR\M TO B A L A N C E  
ERQOR AMPL\F\ER OUTPUT. 
Figure 25. Sampling Element Circuit 
- v5 
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* 
Figure 2 6 .  Reference Element Circuit 
Figure 27.  Error  Amplifier Circuit 
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t 3 0 V  
(I I I  (1  
F i g u r e  29. Clock Element  C i rcu i t  
54 
SIGNALS 
COUNT UP - 
Figure 30. Counter Element Circuit 
Figure 31. Power Supply Element 
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56 
20 
CELLS 
CELLS 
2 
CELLS 
1 
12 
11 
10 
9 
8 
7 
SHORTING 
SWITCHES 
5 
4 
3 
2 
Figure 33. Reduced Incremental Switching Scheme 
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FROM R 
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Figure 34. Quad Regulation Shorting Switch 
ARRAY HOT* - FULL LOAD ARRAY COLD** - NO LOAD 
VOLTS/SWITCH VOLTS TOTAL VOLTS/SWITCH VOLTS TOTAL 
a iono. n 2095 
C- 267 560 
133 1535 
C- 367 168 
a 366 767 
C- 183 384 
143 383 
c- 91.6 192 
a 91.3 191 
C- 45.8 96.0 
* 45.5 95.3 
c- 22.9 48.0 
d 22.6 47.3 - 11.4 24.0 
-- 11.1 23.3 - 5.73 12.0 
5.31 11.3 
s4 b 6C- 2.86 6.00  2.51 5.25 
53 t I + I  4 - 1.436 3.00 4-4 1.07 2.25 
0.358 0.750 
0.75 
- 
“END OF 5 YEARS REGULATING SERIES CONNECTED 
**BEGINMNG OF 5 YEARS SWITCHES ROWS OF 
PARALLEL CELLS 
F i g u r e  35. Binary  Regulation Switching Configuration 
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REGULATION 
SHORTING 
SWITCH 
s1 
Figure 3 6 .  Regulating Block - One S e r i e s  Ce l l  
REGULATION 
SHORTING 
SWITCH s1 
Figure 37. Regulating Block - Two S e r i e s  Ce l l s  
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SOLAR C E L L S  
REGULATED BLOCK 
SOLAR C E L L S  
SWITCH l A  
0 41 
UPPER 
SWITCH 
E 
Figure 40. Functional Block Diagram of Quad Redundant Controlled Voltage 
Regulation Shorting Switch 
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w u  
I d E  
TT T 
M 
I I T  1 
Figure 41. Controlled Voltage Regulation Shorting Switch Schematic 
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I KV BUS 
SAMPLE 
100% 
Ii 80% 8 
P 
E 60% El 
il 407. 
l-l __ 
209. 
 REFERENCE^ ERRF I 
VOLTAGE 
-- 
-- 
-- 
-- 
-- 
0 -  
TO DIGITAL 
REGULATION 
CIRCUITS 
4 
REMAINING 
REGULGTION 
AND OTHER 
CELLS 
I AMP I 1000 
VOLTS 
Figure 42. Three Bit Linear Regulator Block Diagram 
DOWN UP 
COUNT 
THRESHOLD 
I 
I 
COUNT 
THRESHOLD 
I 
/ 
I 
I 
I I I I 
I c 
999 1000 100 1 
BUILDING BLOCK OUTPVT VOLTAGE 
Figure 43. Linear Regulator/Counter Performance 
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Y 
Fmm Lower Block f 
Figure 45. Digital Linear Three Bit Regulator Block Diagram 
3 BIT REGULATION - 
TO HIGHER ORDER 
SWITCHED CELL 
SECTIONS 
SWITCH CMPENSATICN 
BINARY 
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I-- 
I I  I I I 
- BUILDING BLOCK 
t !  i t I I I 
I 
I 
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I 
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I 
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I 
ELECTRON I C s  
F i g u r e  47. Conceptual D i s c r e t e  Switching Regulation Sys tem 
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TO HV 
SWITCH 
Figure 48. Counter/Shorting Switch Transformer Interface 
LOAD, SHORTING AND STACKIHG S14ITCtiES 
SPACECRAFT I ARRAY ' ' 
I 
Figure 49. LED Signal Coupling for Quad 
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8+ from 
Figure 50. LED HV Signal Couplers and Logic for Regulation, 
Shorting Switch Quad Arrangement 
700 800 900 1000 1100 1200 1300 1400 
B U I L D I N G  B L O C K  O U T P U T  V O L T A G E  
Figure 51. Maximum Regulation Switching Voltage Transients 
Versus Building Block Voltage 
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5.3 SOLAR CELLS AND ARRAY 
5.3.1 GENERAL 
Primary emphasis in the solar cell related effort was to define solar cell requirements for the selected 
systems and to describe the means for satisfying these requirements. 
i. e. ,  essential solar cell and array characteristics and design performance factors which a r e  the basis 
of meeting HVSA system requirements. 
the information presented herein to calculate array performance and design characteristics (area, weight, 
etc. ). 
This section describes the latter, 
Section 7, System Performance Estimates, describes the use of 
5.3.2 SOLAR CELL AND ARRAY CHARACTERISTICS AND DESIGN FACTORS 
This section presents a description of the solar cell and array characteristics and design factors. The 
ground rule has been to utilize the components and design incorporated in the 30 watt/lb General Electric 
Rollup Solar Array, and to estimate the performance of these components in a typical 5-year HVSA 
mission at synchronous altitude. 
5.3.2.1 Cell Type 
1. N on P silicon with silicon-monoxide antireflective coating; Solderless, titanium-silver P contact 
and N contact bar and grid lines in conventional configuration. 
2. 
3. 
1 to 3 ohm-cm base resistivity range. 
11.4% bare cell efficiency at +28OC, A M 0  illumination, which is equivalent to 129 mA at 0.47 V 
with 3. 8 om2 active silicon area. 
5.3.2.2 Cell Size 
1. Nominal 8 mil (0.2 mm) thickness. 
2. Cell area may be 2 x 2, 2 x 4, 2 x 6 o r  2 x 8 cm, depending on circuit output current required 
and reliability specifications. 
5.3.2.3 Coverglass 
1. Nominal 3 mil (0.075 mm) thickness of Corning 0211 microsheet. 
2. Ultraviolet rejection coating on top surface and antireflective coating on bottom surface. 
3. Sylgard 182 adhesive (about 1 mil (0.025 mm) thickness) for bonding to cell surface. 
5.3.2.4 Cell Interconnect Material 
Expanded silver, "diamond mesh1' pattern, about 1 mil (0.025 mm) thickness, solder plated to effect bond 
to solar ceii contacts. 
2 
5. 3.2. 5 Radiation Environment 
Estimated total 1-MeV electron damage-equivalent, normally incident particle flux is  5.3 x 1015 e/cm /5 
yrs, accounting for synchronous trapped electrons and protons and solar flare protons, with shielding 
provided by Rollup Solar Array design. 
5.3.2.5.1 Radiation Damage Analyses 
An estimate of the electron and proton fluxes in the transfer and synchronous orbits and the protons in a 
solar flare model is presented in Section 9.1, Radiation Environment and Effects Predictions, These 
fluxes were converted to a damage-equivalent, normally incident 1-MeV electron flux by the use of an 
existing computer program, (Reference 3) which relates omnidirectional electron and proton fluxes to the 
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damage-equivalent, normally incident mono-energetic 1-MeV electron flux by the use of empirical 
shielding-dependent damage factors (Reference 4). Table 4 presents a summary of the 1-MeV flux calcu- 
lations. The front and back solar-cell radiation shielding provided by the General Electric Rollout Solar 
Array is equivalent to 4 mils of fused silica (FS) and 2 mils of aluminum (Al), respectively. Other 
shieldings investigated :vere 4 mils FS and 4 mils Al, and 6 mils FS and 5 mils A l ,  respectively. The 
1-MeV electron flux values in Table 4 show that the protons encountered in the 90-day transition to 
synchronous altitude produce the preponderant damaging flux. The synchronous protons are concentrated 
in the energy ranges which are easily stopped by only the rollup array shielding, and the damage produced 
by both the transition and synchronous electrons is relatively independent in the range of shielding thick- 
nesses considered. The solar flare flux is significant, contributing about 5 times the 1-MeV electron 
flux produced by the trapped electrons. 
The total 1-MeV electron flux computed from all the transition, synchronous and solar flare particle 
populations produces more than 50 percent degradation of solar array output power, even with the heavier 
shielding considered. In fact, very little experimental data on solar cell performance at these flux levels 
(> 2.9 x 10l6 e/cm2) has been reported. In order to provide the study effort with confident solar cell 
performance predictions, as well a s  to avoid a solar array configuration with a t  least a 2-to-1 overdesign 
margin, it is necessary to assume that the extremely damaging transition fluxes can be avoided, This 
may be achieved by one o r  a combination of techniques including: 
1. Heavier solar cell shielding than that provided by the present rollup solar array, 
2. Altering the flight path to synchronous altitude, o r  
3. Deploying only that portion of the total array needed to power the ion thrustor. 
The loss in solar cell power, with the shielding provided by the General Electric Rollout Solar Array, is 
about 28 percent considering the synchronous electrons and protons only, and about 41 percent if the solar 
flare flux is also included. All array sizing and performance estimates for this study are based upon 
inclusion of synchronous altitude electrons and protons, and solar flare flux. A possible enhancement to 
mission performance is the concept of retracting the rollup solar array in advance of a predicted severe 
solar flare. The General Electric array design incorporates this feature, requiring approximately 20 
watts for less than 5 minutes per 250 ft2 (23.2 m2) array section to perform the deployment o r  retraction 
operation. Intense flare activity can be present in the synchronous orbit for periods of up to one o r  two 
days in duration, indicating the need for electrical energy storage to maintain spacecraft orientation and 
to allow access to ground commands as well as to re-deploy the rollup array sections. 
5.3.2.6 Solar Cell  Temperatures 
The following table presents solar cell temperatures based upon temperature profiles in Section 4, 
Environment Considerations. (1) The low temperature of -173OC (+10O0K) establishes the minimum pre- 
dicted eclipse temperature for array substrate mounted components. (2) High temperatures a re  presented 
for an unloaded array, Solar Cell Efficiency = 0, and a loaded array Solar Cell Efficiency = 8%. The 100 
nautical mile (185 km) orbit case, for an unloaded array, establishes the maximum array ambient 
temperature (83 C = 356 K) for heat sink sizing and semiconductor device temperature calculations. 
Increasing orbit altitude to synchronous altitude substantially reduces the maximum temperature (by about 
3OoC [OK 1 ). (3) Array area,  series and parallel numbers of cells a r e  temperature dependent but also 
depend on performance degradation considerations - which are discussed in Section 5.3.2. 8. 
0 0 
Solar Cell Temperatures 
100 NM (185 KM) 
19,300 NM (35,800 KM) 
Low Temp 
-8OOC (+193'K) 
-173OC (+10O0K) 
High Temp (Eff. = 0) High Temp (Eff. = 8%) 
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5.3.2.7 Solar Module Assembly Losses 
Solar cell module output includes the impact of (1) a 5% power reduction caused by the cover glass; it i s  a 
generally accepted value for the cover glass and optical coatings combination described in Section 5.3.2,3 
and (2) a 1% voltage loss associated with solder and metal interconnect LR drops within the module. 
(3) The HVSA, for this study, is considered perpendicular to the sun vector, so that effective air  mass 
2 2 zero solar intensity is 139.6 mw/cm over the 3. 8 cm of active area of a 2 x 2 cm solar cell. 
5.3.2.8 In-Orbit Cell Parameters 
Solar cell I-V curves for a 2 x 2 cm cell, including module assembly losses, a r e  presented in 
Figure 52 and the table below for Beginning of Mission and after 5 years. Minimum power availability 
occurs a t  5 years, as  shown in Figure 52 and determines array size. The array performance estimate. 
Section 7, S stem Performance Estimates, is  based upon the Beginning of Mission synchronous altitude, 
+43OC (+316 K )  array.  , +73OC (+246'E), case is illustrated in the 
following table to demonstrate that the "hot array" at the Beginning of Mission is not the power limiting 
situation . 
B The 100 nautical mile [185 Em] 
In-Orbit Cel l  Parameters 
Beginning of ISC 
Mission: IPm 
VPm 
vo c 
I @ .  358 Volts 
5 Years in ISC 
Orbit, Flux = IPm 
1 -M eVe/cm vo  c 
5.3 1 0 ~ 5  VPm 
I@ .358 Volts 
73OC (346'K) 
136 mA 138 mA 
123 mA 124 mA 
.432 V .366 V 
. 550 V .484 V 
134 mA 126 mA 
92.0 mA 
85.3 mA 
.358 V 
,464V 
85.3 mA 
Key: Isc = short circuit current 
Ipm = maximum power current 
Vpm = maximum power voltage 
Voc = open circuit voltage 
5.3.2.9 Series-Parallel Arrangement 
1. 
2. 
3. 
4. 
The number of series solar cells er building block will be determined by the maximum power 
voltage per cell a t  5 years, at +43 C (+316'K ), which is 0.358 volts. % 
The number of parallel 2 x 2 cm cells per building block is determined by the current per cell 
of 85.3 ma at 0.358 volts. 
directly from the area ratios. 
Current output from other than 2 x 2 cm cells may be scaled 
Parallel cells are electrically connected together with common cell interconnect. 
A bypass diode wil l  be placed across each row of parallel cells, resulting in same number of 
bypass diodes as  series cells. (Section 8, Reliability Analyses, provides the rationale for 
selection of this configuration.) Some selected electronic circuit designs may dictate use of 
redundant parallel cells in lieu of bypass diodes for small sections of the solar array. 
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5.3.2.10 Solar Cell Parameters Upon Leaving Earth Eclipse 
The solar cell I-V curve will build-up rapidly immediately upon emergence of the solar array from the 
earth shadow (umbra). Section 5.2 included discussions of the potential problems associated with the 
presence of rapid voltage changes and excessive voltages. This section describes the calculations which 
develop solar cell characteristic data during the transient period following eclipse. The resulting data 
provided herein have been used to identify the voltage problems previously discussed. 
Initially, an estimate was made of the increase of solar cell short-circuit current and open-circuit voltage 
with time after spacecraft emergence kom the earth's shadow. A linear increase in solar intensity 
with time as the array passes through the penumbra was assumed. A full-intensity short-circuit 
current value of 140 milliamperes is specified for the selected solar cell type, and a penumbra (full 
geometric shadow to full sunlight) time of about 7.6 seconds and about 128 seconds was calculated for the 
100 NM (185 km) and synchronous orbits, respectively. Since solar cell short-circuit current is propor- 
tional to illumination intensity, the current will increase linearly from 0 to 140 milliamperes in 7.6 and 
128 seconds in the two orbits, as illustrated in Figure 53. It is known that "bending" of the sun's rays will 
introduce some illumination into the geometric shadow cone, but the magnitude is not known and is omitted 
from the intensity model. 
The estimated solar cell open circuit voltage versus time in the 100 NM and synchronous orbits is shown 
in Figure 54. The starting point for the generation of each curve is at the time fully intensity is reached. 
The corresponding cell temperature is obtained k o m  the temperature-time profile in Section 4, and the 
full intensity open-circuit voltapg (Voc) is corrected by the Voc temperature coefficient, -2.2 mV/ C(mV/'K). 
The nominal value of Voc at +28 C (+301 K) is 0.580 volts, so that a -160OC [ +113'K] the value of Voc 
would be 0.580 + .0022 (28-(-160)) = 0.994V. The change in open-circuit voltage due to intensity change 
0 
0 
, 
is given by: 
voc 
T =  
- 
Iscl  
ISC2 
- 
A =  
lSC2 
Iscl 
, with = (A) (0.026) (300) ln- T 
0 
temperature ( K) 
short-circuit c h r e n t  at intensity value 1 
short-circuit current at intensity value 2 
dimensionless number, usually between 1 and 3 
The value of A is about 1 for intensities in the range of one-tenth to one sun, and about 3 for an intensity 
of about 0.01 sun. Little is known about the dependence of A on very low intensities or very cold temper- 
tures.) [ 
As an example, the open circuit voltage at 12.8 seconds from the start of illumination in the synchronous 
orbit is determined as follows: 
Voc (28OC = 301°K) 
Temperature at 12.8 seconds = -160 C (113 K) 
= 0.58: 
0 
Intensity at 12.8 seconds = 0.1 sun 
A =  1 
Voc (12.8 sec) 113 0 . 1  = 0.580 + 0.0022 (28 + 160) + (1) (0.026) ( 300) In  (-) 
1 . 0  
= 0.580 + .0022 (188) f (. 026) (. 377) (-2.3) 
= 0.971 V, which is plotted in Figure 54 at time = 12.8 seconds. 
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Solar cell I-V curves corresponding to time during the period of increasing intensity, and presented in 
Figure 55, w e r e  obtained by fitting an I-V curve shape to the corresponding Isc and Voc end points 
defined in Figure 53 and 54. 
5.3.3 CONSIDERATION O F  THIN-FILM SOLAR CELLS FOR H V S A  
The use of 8-mil silicon cells, 3-mil coverglass and 1-mil coverglass-to-cel adhesive is responsible 
for 70% of the total solar array module weight (0.1682 lb/ft , or 0.716 Kg/m ). A comparison of total 
array area and array blanket weight is presented in this section for the conventional silicon converter 
and the significaritly lighter thin-film device. 
2 B 
Cadmium sulfide (CdS) thin-film cells a r e  presently the most feasible alternative to silicon cells as a 
solar energy conversion device. A recent summary of the status of development of CdS cells (Reference 5) 
included the following data: 
2 
1. Standard Cell Size: 3 x 3 in, with 55 cm active area 
0 2. Conversion efficiency: 3.5% (Itapton-covered, AMO, +25 C) 
3. Cell Weight: 1.75 gm per 3 x 3 inch cell 
Allowing 2% area for inter-cell spacing, 15.68 3 x 3 inch CdS cells can be bonded to a square foot of 
rollout array Kapton substrate. The weight of a square foot of CdS array is then 15* 68 
0.0500 (rollout SA less cells, glass and adhesive) = 0.1105 lb/ft 2 (0.54 Kg/m2), 
compared to 0.1682 lb/ft2 for Si (0. 82 Kg/m2) 
'm + 
454 gm/lb 
An approximation to the relative total array area required for CdS cells compared to Si cells is determined 
by the inverse ratio of their conversion efficiencies: 
11.4 Area CdS 
Area Si 3.5 
= - -  - 3.26 
Likewise, the relative weight of total solar array module area of CdS to Si is proportional to the area 
ratio and individual weights: 
The fact that charged particle irradiation causes a loss of about 40% of power in 5 years for the Si cells, 
and would not affect the CdS to any significant extent, would improve the area and weight ratios of CdS to 
Si. However, the susceptability of present-day CdS cells to degradation of output power due to humidity, 
thermal cycling and ultraviolet exposure should tend to offset the radiation induced power loss in Si. 
The conclusion, based on data of recent CdS testing, is that at  the present time severe area and weight 
penalties (up to a factor of 2 compared to silicon cells) would be associated with the use of the thin-film 
film cadmium sulfide cells. Anticipated improvement in energy conversion efficiency and ability of the 
CdS cells to withstand environmental effects may permit a more favorable comparison to silicon cells in 
the future. 
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5.4 TRADEOFF ANALYSES 
Several basic power system configurations have been investigated in an attempt to determine if an 
advantage could be realized by adapting an approach other than regulation by discrete switching. Alternate 
solar cell electr ical connection and bypass diode configurations were considered from a reliability and failure 
effect standpoint. The impact on system efficiency of a wide range of building block output voltages and 
currents was investigated, resulting in the definition of a building block sizing criterion. 
The results of the above tradeoff analyses a re  presented in the following paragraphs. 
5.4.1 CONSIDERATION OF ALTERNATE POWER SYSTEM CONFIGURATIONS 
In addition to the analysis of a system to maintain voltage regulation by the NASA Lewis Research Center 
preferred approach of discrete switching, several of the more conventional basic power system configurations 
which are  usually compared during a system selection task were considered for applicability to the High 
Voltage Solar Array (HVSA) mission. 
Figures 56, 57, 58, and 59 show fundamental representations of a ser ies  regulator system, shunt regulator 
system, maximum power tracker system and a discrete switching system. Usually an energy storage device 
(rechargeable battery) is included with each of the first  three types of systems when considering an orbital 
mission, but they can be designed to operate without batteries, a s  shown. 
The pass element shown in the series and shunt regulator systems can be either a series dissipative o r  
switching (pulse-width-modulated) type. In the shunt regulator system, the dissipating element which is 
shown in series with the pass element can be resistive o r  may be replaced by the series dissipative pass 
element itself, if the total amount of power to be dissipated will permit this simplification. In general, 
a switching regulator is  considerably more complicated than a series dissipative regulator but has higher 
power transfer efficiency and less pass element dissipation than the ser ies  dissipative type. 
5.4.1.1 Series Regulator System 
A series dissipative regulator (Figure 56) in the HVSA mission would have to accommodate a power 
dissipation in the regulator of up to two times the load power, since the solar array voltage can be a s  high 
as  three times the desired regulated voltage and the current through the regulator is essentially the same 
a s  the load current. This would result  in regulator dissipation values up to 2 Kw per 1 Kv, 1A building 
block, with a cold a r ray  and maximum load. The results of the thermal analysis reported in Section 4 
show that under worst-case conditions the temperature of a semiconductor substrate 8 cm2 in area is  94OC 
(+367'K) with a power dissipation of one wat t  in the semiconductor device. In order to maintain a safe 
operating temperature for the pass element, between one and two thousand regulator pass elements 
would be needed per 1 Kw building block to accommodate up to 2 Kw of dissipated power, with each element 
bonded to a radiating substrate 8 om2 in area. 
5.4.1.2 Shunt Regulator System 
A full shunt regulator system, a s  shown in Figure 57 would have to dissipate the total available array 
power a t  the building block voltage, under no-load conditions. Due to the necessary array overdesign to 
accommodate the expected 5-year degradation, this power would be approximately one and one-half times 
the 1 Kw required from the 1 Kv building block. The resulting 1.5 Kw of power to be dissipated in the 
shunt regulator elements would require in excess of one thousand semiconductor chip substrates, each 
8 cm in area, to assure safe temperatures. An improved shunt regulator system would be a "partial shunt" 
system, with the shunting elements connected across about 2/3 of the solar array. With this arrangement, 
the shunting elements would have to effectively short out 2/3 of the array a t  the extreme cold temperature 
to keep the building block voltage a t  the 1 Kv level. A t  the high steady-state array temperature a t  end-of- 
mission with a full load condition, the shunt would be effectively open and all available array power would 
be delivered to the load. However, high power dissipation will occur with this system also. At the high 
steady-state temperature under no-load conditions, the un-shunted 1/3 of the array would be a t  open-circuit 
voltage and the shunted 2/3 of the array would operate a t  a voltage slightly lower than the maximum-power 
voltage of the 2/3 portion of the array,  in order to supply the required total building block voltage. A t  this 
voltage a current slightly greater than maximum-power current of the array would have to be shunted, 
2 
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producing a power dissipation approximately equal to 2/3 of the total available array power, or about 700 watts 
per building block. For the same operating temperature and semiconductor chip substrate size criteria 
considered earlier, a t  least 500 pass elements would be required per 1 Kv building block with the partial 
shunt system. 
5.4.1.3 Maximum Power Tracking System 
The maximum power tracker systems (series or parallel tracker, Figure 58) can deliver the transient energy 
available from a cold solar array to the system. Maximum power tracking operation depends on a solar 
array power sensor controlling the duty cycle of the pulse-width modulated tracker unit such that the system 
operates at the solar array maximum-power voltage, and the presence of a suitable load to accept the 
transient energy (such a s  a battery requiring recharge). A pulse-width-modulated load voltage regulator 
is specified for tracker systems in order to optimlze system efficiency. With a tracker system, an additional 
20 to 25 percent of solar array energy can be delivered to the system in a low altitude orbit with a body- 
mounted or relatively heavy rigid solar array panel, compared to a non-tracking system. Another significant 
advantage of a tracker system is that it only takes from the array that power needed to satisfy the system 
loads, eliminating high power dissipation in series or shunt regulating elements. 
It must be concluded that the tracker systems offer no advantage in the HVSA mission for two primary reasons: 
(1) the short-duration cold temperature transient of the lightweight rollup solar array in the synchronous 
orbit would yield less than one percent additional energy during an eclipse orbit with a tracker system, and 
(2) a suitable load to accent the time-varying transient energy is not present in the HVSA system. 
5.4.1.4 Discrete Switching System 
The discrete switching system (Figure 59) is described in detail in a binary version in Section 5.3 of this 
report. A total of 11 functional binary switches is required to maintain regulation within the required 
tolerance (LO. 1%) a t  the 1 Kv building block level. Since the binary regulation switches operate in either 
the saturated or  cutoff mode, minimum dissipation (one watt o r  less per switch) is  incurred. U s e  of a 
quad switch arrangement for reliability purposes would result in even less power dissipation per semi- 
conductor device, and still require less than fifty switching devices for each 1 Kv building block. 
5.4.1.5 Conclusions 
The extremely high number of transistors required to assure safe operating temperatures for the transistors 
in the series regulator and the shunt regulator systems presents a marked disadvantage to the use of either 
system in the HVSA application, compared to the relatively few devices needed in the discrete switching 
system. Additionally, it can be shown that the series regulator system introduces a significant efficiency 
penalty compared to the discrete switching system, and the requirement to supply drive current for analog 
control of the multicascaded pass elements in both the series and shunt regulator systems presents a 
critical design problem. 
The capability of power tracking configurations present no advantage to the HVSA system, and implementation 
of the inductor and capacitor components required in microcircuit form would present a significant if not 
impossible, packaging challenge. 
On the basis of the fundamental dissipation problem and the large number of regulating devices required with 
each system configuration considered, other than the discrete switching technique, it is concluded that the 
NASA-Lewis preferred approach to maintaining regulation by discrete switching is the most advantageous 
for the HVSA mission. 
5.4.2 SELECTION OF SOLAR CELL ARRANGEMENT 
Three basic methods of arranging solar cell interconnections, blocking diodes and bypass diodes were con- 
sidered during this study. These three arrangements a r e  designated Configurations A, B and C a re  shown 
in Figure 73  of Section 8, Reliability Analyses. 
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Configuration A would provide the greatest protection from short-to-ground types of failures, which 
however does not apply to an array with an insulating Kapton substrate. Redundancy is achieved by adding 
additional individual series strings of cells. In a typical 1 Kw, 1 Kv building block, this means providing 
12 instead of 11 parallel 2 x 2 ern cells for the 5 year mission, resulting in redundancy increments equal 
to 9.1o/c of the basic array area. With one extra string of cells, protection is provided for the first cell 
failure, but should a second cell fail in one of the remaining strings, the mission design power cannot be 
provided. This has resulted in the lowest reliability number being predicted for Configuration A. With 
an open cell, o r  shadowed cell, in 2 or  more strings, the array powering a lower order binary switching 
segment of the building block could be subjected to a reverse voltage condition. This would significantly 
impair building block regulation and may result in very high solar cell temperatures. 
Configuration B achieves redundancy a s  in configuration A, with additional series strings of solar cells. 
Hence the reliability penalty is also significant for this configuration (9.1% for one redundant string in a 
1 Kw building block). For the same number of redundant cells as  Configuration A ,  however, the parallel 
interconnection between cells in every ser ies  row permits accommodation of many more cell failures, 
resulting in higher reliability predictions than for Configuration A. However, the occurrence of two or  
more cell failures, or  two o r  more cells being shadowed, in a row of cells would produce the same severe 
impact on building block regulation a s  configuration A. 
The highest solar array reliability estimate was achieved by Configuration C. Redundancy is provided by 
a small number (36 for a 1 Kv building block) of additional series rows of cells which a re  unswitched and 
always produce power. Failure of a cell results in forward biasing of the bypass diode connected across 
each row of cells. Selection of a bypass diode across each ser ies  row of cells was made to ensure a 
niininium disturbance of building block regulation in the event of a cell failure. It is recommended that in 
lieu of bypass diodes, additional parallel cells by employed in the cell rows associated with reference voltage 
for the controlled voltage regulation switches and with the lower order binary switched segments. This 
technique provides active redundancy and retains the ability to "fine tune" the building block output voltage 
with single cell voltage increments. Figure 60 summarizes the features of the solar cell and bypass diode 
connection arrangement recommended for the HVSA building blocks. 
Table 5 presents the order of effectiveness of solar cell configurations A, B and C in the areas  of providing 
high reliability, effect of a cell failure on regulation, shadow effects on regulation, an6 minimum total 
solar array area needed to achieve the apportioned solar cell reliability goal of 0.9998. The relative 
advantage of Configuration C in each area has resulted in its selection for the HVSA study. 
Table 5. Comparative Ratings of Solar Cell Configurations 
Reliability Assessment 
Failure Effect on Regulation 
Shadow Effect on Regulation 
5 . 4 . 3  CONSIDERATIONS OF BUILDING BLOCK OUTPUT VOLTAGES 
An arbitrary building block voltage of 1 Kv has been used for general purpose design considerations during 
this study a s  being typically representative of a value which might be selected for a HVSA building block 
design. A certain conclusion to be made from the analytic investigations performed is that no single value 
of building block voltage (V ) is optimum for all system applications. Discussion is presented in this 
section of some of the more significant factors to be considered when selecting a building block voltage. 
The term "building block voltageT1, o r  VBB, refers to the maximum value of output voltage a block can 
deliver, realizing that the block can be made to supply less voltage with proper signalling at the "down- 
count" input line, 
B B. 
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Figure 61 presents plots of the percent regulation that can be achieved with a discrete switching system 
as a function of VBB, for three solar cell temperatures. The solar cell open-circuit voltage temperature 
coefficient of -2.2 millivolts per degree centigrade is responsible for the degraded regulation effect at 
lower temperatures. A ground rule during this study has been that the HVSA will remain shorted after 
entering sunlight from an eclipse period until the array has reached a temperature of -55OC (218'K) o r  
higher. This limitation is based on the unknown electrical performance of microcircuit components below 
this temperature. I t  i s  apparent from Figure 61 that significantly better regulation can be achieved over 
a wider temperature range with higher values of VBB. 
The range of VBB that can be regulated with various numbers of binary switches is shown in Figure 62. 
The upper values of VBB indicated are limiting; an 11-switch binary system can of course be used to 
regulate below 620 volts, although a 10-switch system would be slightly more efficient. In this example, 
the highest order (11th) switch in the 11-switch system would never be used (closed for VBB values below 
620 volts. An example of how to determine the minimum number of binary switches required for a given 
VBB is presented in Section 5.2 of this report. It is  noted from Figure 62 that the 11-switch binary 
system provides efficient operation over the widest range of VBB, from 620 to 1340 volts, within the 
total voltage range considered. 
Figure 63 illustrates the effect of using an 11-switch binary system for values of VBB above 1340 V. The 
number of non-switched solar cells needed, in addition to the 2047 cells controlled by the 11 switches, in 
order to provide VBB a t  end of life, increases with increasing values of VBB. Above a VBB of 1340 volts, 
the cold-temperature open-circuit voltage of the non-shorted cells produces a building block output voltage 
which i s  in excess of the desired VBB. This over-voltage condition would exist until the array warmed 
up sufficiently to reduce the solar cell operating voltage. The curve in Figure 63 could be made to intersect 
the "regulation line" at a higher value of VBB if regulation were not required until the a r ray  reached a 
temperature greater than -55OC. For example, if regulation were not required until the a r ray  temperature 
reached zero degrees centigrade (273'K) the 11-bit regulator could accommodate a 1600 volt building 
block, and the permissible VBB is increased to 1900 volts if the array were kept in a shorted condition 
until the temperature reached +3OoC (303'K). However, with the -55OC (218OK) ground rules for this 
study 1340 V represents an upper limit on V for an 11-switch system. 
As discussed earlier in this report, a building block can be operated a t  less than itsniaxiniumdesign voltage, 
with a corresponding proportional reduction of its power-delivering capability. If a block were operated 
at one-half of its VBB, 50% of its power capability would be lost while operating a t  the reduced voltage. 
Figure 64 presents an illustrative example of the percentage of total HVSA power that could be lost if 3 
building blocks were operated at a load voltage increment which is less than the design value of VBB. 
In this example, the HVSA is composed of identical building blocks, i.e., either 8 2-Kv blocks, o r  16 1-Kv 
blocks, or 32 500-V blocks, etc., each block having an output current capability of 0.94A. If three of 
the 8 2-Kv blocks were each operated at 1 Kv, then 3/16 (18.75%) of the total array capability is lost. If 
the array were composed of 16 1-Kv building blocks and 3 blocks were operated at 250 V, then 
BB 
(looo - 250r , or about 14% of total power i s  lost. The conclusion to be drawn is that if many building 16 x 1000 
blocks a re  to be operated at voltages less than their design VBB values, less total array power is  lost with 
lower values of VBB. 
Much of the auxiliary solar array area required for building block operation is fixed and independent of VBB. 
For  example, the drive power required for an 11-switch binary system is the same whether the design 
value of VBB i s  750 or  1300 volts, likewise, extra solar cells required to overcome stacking switch, 
blocking diode, or  coupling diode voltage drops are the same for each building block, regardless of its 
output voltage. Consequently, these "fixed losses" result in a greater percentage of solar array area 
required a s  the value of VBB is decreased, since more building blocks a r e  required to total 16 Kv a s  
VBB is made smaller. The effect of building block voltage on solar a r ray  area "penalty" is  presented in 
Figure 65. The solid line represents the percentage of total 15 Kw system solar array area that is required 
to provide all regulation, reconfiguration, and redundancy functions, a s  a function of VBB. This figure 
assumes all building blocks in a given system to be identical in design, i.e., either 8 2-Kv blocks o r  16 
1-Kv blocks or 32 500 V blocks, etc. The dashed line i s  included in Figure 65 to indicate the relatively 
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small penalty that i s  associated with solar cell redundancy. A s  expected, a significant efficiency penalty 
is incurred with the selection of lower values of building block voltage. It must be noted, however, that 
in a specific system design, identical building blocks would probably not comprise the system, and a smaller 
array penalty than that shown would result  from a more optimized design which eliminated unnecessary 
stacking switches, coupling diodes, etc. Figure 65 does not include the effects of load switches on required 
array area,  since the use of load switches i s  not a tlpenaltyft unique to a HVSA system. 
Figure 66 presents the "solar a r ray  area penalty multiplier" a s  a function of the maximum value of building 
block output current. This multiplier must be applied to the array penalty values in Figure 65 if the building 
blocks a re  designed to provide less than the value of output current associated with a single-block-width 
system (0.94 ampere). The reason for the severe penalty involved with lower-current building blocks is 
the same a s  for the use of lower-voltage blocks --- many losses a re  fixed and independent of whether the 
block delivers 0.94A or a lower value of output current. Figure 66 also assumes that each building block 
in the system is identical in current output. If, for example, only several blocks in a system were designed 
to provide reduced current and the remaining blocks delivered 0.94A, the penalty would obviously be less 
than the worst-case situation shown. 
The discussions presented in this section do not dictate an optimum value of V 
range of VBB. However, the various considerations do indicate a trend of betEF'regulation and higher 
efficiency associated with building block voltage in the range above 1 Kv, a s  opposed to values of VBB much 
below this level. For purposes of illustratively selecting a typical general-purpose building block concept, 
the regulation considerations in Section 5.2,  Power Conditioning, and the items presented in this section 
lead to the selection of an 11-switch binary system with controlled voltage quad transistor regulating 
switches, and operating a t  a maximum VBB of between 750 and 1340 volts while providing 0.1% output voltage 
regulation. 
nor even a very narrow 
From a system efficiency standpoint, it is desireable to minimize the total number of building blocks and 
to design the highest building blockvoltage and current that will accommodate the alternate loads when the HVSA 
system is  reconfigured via ground command. Use of smaller building blocks results in fixed losses becoming 
a significant penalty in terms of total solar array area,  weight and spacecraft interfaces. 
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SECTION 6 
SELECTED SYSTEM CONFIGURATIONS 
6.1 GENERAL 
This section describes the general purpose building block configuration selected for the HVSA, presenting 
details of the sizing of the block for a specific application. 
from load requirements, selected to be representative of switchable HVSA applications. 
of building block requirements to provide optimized systems are  discussed, emphasizing system efficiency, 
high reliability and utilization of similar electrical functions wherever possible to minimize the extent of 
development effort required. Each of the two selected representative systems is capable of being re- 
configured to accommodate two operational modes. These systems will serve as the basis for the 
performance estimates presented in Section 7. 
Two HVSA system configurations a r e  synthesized 
The considerations 
6.2 BUILDING BLOCK DESCRIPTION 
A functional block diagram of the general purpose HVSA building block is shown in Figure 67. The selected 
building block configuration is basically determined by the extremely high-reliability solar cell/bypass diode 
arrangement, "Configuration C", (Section 5.4), and the 11-switch binary regulation system with controlled 
voltage switches (section 5.4). A l l  functional components in the selected building block configuration have 
been discussed in Section 5. The "Quad H" arrangement of blocking diodes is required to ensure that a low- 
voltage condition in one building block in a system will not allow that block to become a load to other building 
blocks connected in parallel with it. This technique is commonly used to isolate parallel strings of solar 
cells in a solar array configuration, preventing a shorted string of cells from becoming a current-demanding 
load on the remaining parallel cell circuits. 
Figure 67 shows the building block having both a load switch and a load return/array ground switch. Both 
may not be employed at the same time; however, one switch could be used with the system in one 
configuration, and the other switch utilized in the reconfigured system mode. In the systems to be 
described, only those functions shown in Figure 67 that a re  required will be specified for each building 
block in the system. 
and array ground switch in some of the building blocks. 
This will result in the elimination of coupling diodes, stacking switch, load switch 
An 11-switch regulator is shown in the general purpose block diagram. If greater than 1340V is required 
in a particular building block, a 12-switch regulator will be employed, for voltage requirements up to the 
specified building block design voltage limit of 1500 V. 
A summary of the functional components and inputs and outputs associated with a typical general-case 
building block is shown in Figure 68. Note that the rollup solar array concept employs two identical 
Kapton blankets, and each blanket contains all the array-mounted components associated with a complete 
building block. With a concept utilizing 16  one-Kv building blocks, for example, eight rollup assemblies 
would be required if each blanket contained only one building block. 
than the 250 ft2 reference GE design would permit the accommodation of several building blocks on one 
rollup assembly. 
U s e  of larger area rollup assemblies 
Design of a HVSA system for a specific mission (particular voltage, current and switching demands) will 
result in some degree of nonsimilarity of building blocks and will reduce to a great extent the number of 
different components required on an array blanket section. 
6.2.1 BUILDING BLOCK SIZING 
The number of series-connected solar cells in a building block is determined by the required output voltage, 
voltage drops in the building blocks, extra cells required for reduncancy, and voltage drops outside the 
building blocks that must be provided for in part or entirely by the blocks being designed. 
parallel solar cells is determined only by the required building blocks output current. 
The number of 
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Section 5.3 of this report presents the 5-year solar cell I-V curve a t  the synchronous orbit steady-state 
array temperature of +43OC. Maximum-power voltage is 0.358V and maximum-power current is 85.3 mA 
for a 2 x 2 cm cell area with the described charged Darticle radiation damage. Minimum array area,  a 
primary goal of HVSA design, is achieved by designing to operate the cells a t  this voltage at  end of life, 
since this permits obtaining maximum energy from the array. 
The calculation of the number of series and parallel solar cells for a specific building block is demonstrated 
below. 
one of the five identical 1 Kv, 0.8A blocks required for System No. 2. 
and coupling diodes so  that it may be used to provide power in an alternate series-parallel arrangement of 
System No. 2 building blocks. It must also provide voltage to overcome the estimated voltage drops of 21 
volts in a 7.5A load switch consisting of 2 series SCR devices with a 10 volt drop for each and the series 
turnoff transistor in  the load switch, which has a 1-volt drop. 
The building block is typical of the blocks in the two HVSA systems defined in Section 6.3, being 
This block required a stacking switch 
- 21 Volt Drop 
0. 358 volts/cell Number of Series Cells: 7.5A load switch 
- Coupling diodes (2 sets of quads) 
- Blocking diodes (1 quad) 
Redundant series cell for reliability 
- (12 + 24 for bypass diode drop)  
) 
lO0OV Output voltage ( ~ 0.358 
Total series cells per BB: = 
59 
12 
6 
36 
2795 - 
2908 cells 
Number of Parallel Cells: = 9.38 + 10 cells (2 x 2 cm) 0. 8A 
0. 0853A/cell 
-
Total Cells for Main Array within BE: 10 x 2908 = 29080 
Auxiliary Solar Array: * 11 Quad Reg Switch 748 
* SA Short Switch 46 
* Stacking Switch 46 
** Counter, Power supply, LED Drivers 220 
30 ** Load Switch Drivers 150/5 BB - 
1090 
Total Array Area Per 1 Kv, 0.8A Bldg. Elk: 
2 Main SA + Aux SA = 132.1 + 5.2 = 137.3 ft2 = 12.6 m 
This method of determining number of solar cells required and total solar cell module area was employed 
for each of the 25 building blocks in System No. 1, and the 16  building blocks comprising System No. 2. 
* Obtained from circuit schematics in Section 5. 0 
** Estimated circuit power requirements 
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6.3 SYSTEM DESCRIPTION 
Two HVSA system configurations have been selected for  the purpose of making a performance estimate 
(determination of power to weight ratio and power to area ratio). These ratios will be compared to the 
comparable values for the low-voltage GE Rollout Solar Array, identifying the incremental area and 
weight penalties resulting from the use of high voltage and integral power conditioning, in Section 7. 
It is apparent that many system configurations can be conceived, each with different requirements. 
Consideration has been given to ensure that the two systems presented in this section include every 
significant functional capability investigation during this study. 
Table 6 presents a l ist  of representative basic load requirements and which of these requirements are  
demonstrated by each of the two system configurations. 
a s  configurations I1Al1 and "Blr in Table 7. Reconfiguration of the building block series-parallel arrange- 
ment by spacecraft command is required to switch from one set  of loads to the other. Table 7 also lists 
the load voltage, current and power requirements for each configuration of the two systems. 
Each system supplies two sets of loads, identified 
A functional block diagram of System No. 1 connected in configuration A is shown in Figure 69 with 
Figure 70 presenting the connection of System No. 1 in configuration B. Configurations A and B of 
System No. 2 a re  shown in Figures 71 and 72, respectively. 
elements of the systems in Figures 69 to 72. 
The following nomenclature defines the 
0 
U 
L - 
s1 to s9 
SG1, SG2 
+ 
4- 
D1, D2, D3 
ss1, ss2 
Building Block 
Load 
Connection to Spacecraft Ground 
Load Switch for rrHotll side of Load 
Load Return/Array Ground Switch 
Coupling Diode (Max. 1500 V) 
Stacking switch (Max. 1500 V) 
High Voltage Coupling Diode (Greater than 1500 V) 
High Voltage Stacking Switch (Greater than 1500 V) 
A discussion of implementation of the stacking switches and coupling diode functions in System No. 1 
which must block greater than 1500 V is included in Section 5.1.10. 
In Figure 69 (Sys. No. 1, Configuration A), the coupling diodes D1, D2 and D3 are  reverse biased, 
permitting no current to exist through them. The HVSA is grounded with switch SG1, which also 
provides the return path for load current from load L3. 
the series connection of six 1.2 Kv blocks and four 1.5 Kv blocks, the latter also providing 0.6A a t  6 Kv 
for load L2. Load L1 is provided with 0.1A at 4 Kv by the three 1.33 Kv blocks. Load L6 is supplied 
entirely by the single 1 Kv, 0.2A block, and load L5 obtains 3 Kv from the two 1.5 Kv, 0.5A blocks. 
The 10 Kv required by load L4 is obtained from the series connection of nine 1.2 Kv, 0.5A blocks, which 
operate at  less than their maximum design voltage to provide 10 Kv. A l l  stacking switches are  closed 
and conducting in Configuration A,  and all coupling diodes are reverse-biased and blocking current flow. 
The -12 Kv required by L3 is supplied by 
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Figure 70 shows that loads L7, L8 and L9 only receive power in the configuration B connection of System 
No. 1. Unlike Configuration A ,  which supplied only negative voltages, Configuration B provides -2Kv 
to load L9, and +3.5 Kv to load 7 and +6 Kv to load L8, with the new ground reference point established 
with the array ground switch SG2. Load return current from all three loads is passed by switch SG2. 
This configuration shows the need for the nine 1.2 Kv, 0.5A blocks. They now operate at  rated voltages, 
with three blocks paralleled by coupling diodes to provide a matrix of the nine blocks capable of supplying 
sufficient current and voltage for load L7. Note that the total current available at 3.5 Kv is 3 (0.5) + 2 
(0.4) = 2.3A, and only 2A is required by the load. The entire current capability of each of the 1.2 Kv 
blocks is needed in Configuration A, which determines the current sizing, even though i t  is not required 
in the alternate configuration. In Figure 70 all stacking switches are open (not conducting) and all coupling 
diodes are passing current. It can be seen that the four 1.5 Kv, 1 A  blocks are retained in series for 
both configurations of System No. 1, thus there is no need for stacking switches or coupling diodes between 
them, and the;y a re  ffhard-wiredff in series. 
employed in Configuration B; the three 1.33 Kv blocks and the one 1 Kv block are  "custom designed" for 
configuration A and serve no purpose in the alternate configuration. 
Only 21 of the 25 building blocks in System No. 1 are 
Section 5.4.3 showed that significant system efficiency penalties accompanied the use of lower voltage and 
current building blocks to comprise a system, since more blocks resulted and the fixed losses per block 
added up to large auxiliary array area requirements. To avoid this penalty, the total number of building 
blocks must be kept to a minimum which is compatable with both configurations of a switchable system. 
Ideally, the building block would be fftailoredff to one load, sized to provide the total load current with 
only one parallel block and designing the block voltage as high (up to 1500 V) as possible with the 
minimum number of identical series blocks resulting. However, in the use of the blocks in an alternate 
switched system arrangement of building blocks, the required block voltages and currents may not be 
the same. 
The result is a s  discussed with System No. 1. In one configuration the blocks operate at a voltage 
lower than their maximum design value, but deliver their maximum current. In the alternate system 
configuration, the total block voltage capability is required but its total available current may not be 
needed. It is obvious then that maximum efficiency can be obtained if  the building blocks are  designed 
for one particular load only, but some power capability is not utilized when the block must accommodate 
several different load demands. 
Inspection of the System No. 2 configurations shows that all stacking switches are  closed and conducting 
in Configuration A ,  with all coupling diodes reverse biased. Switch SG 1 provides the return for loads L1, 
L2, L3 and L4, and also establishes the location of the ground connection to the HVSA so  that -5 Kv 
and +11 Kv are  simultaneously provided. In Configuration B, all power is delivered to a single, 7.5A 
load at  2 Kv, resulting in eight building blocks being coupled together with diodes to constitute a 1 Kv, 
7.5A segment of the array, and a similar eight-block segment is series connected with i t  to meet the 
load demand at 2 Kv. A l l  stacking switches are  open in Configuration B, with all coupling diodes 
conducting. Note that the one 1.5 Kv block, designed to provide the necessary voltage source 
increment to power the 5 Kv load in Configuration A, is operated at only 1 Kv in parallel with the other 
blocks, in configuration B. Also, the 1.75A capability of the four blocks is needed to meet the current 
demand in Configuration B, and only need to deliver 1.70A in Configuration A. The use of slightly 
oversized blocks common to both configurations, however, results in a minimum total number of system 
building blocks and relatively high sys tem efficiency. 
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Table 7. Load Parameters for Optimized System Configurations 
LOAD NO. 
System No. 1 L1 
Conf i g . "A" L4 
L2 
L3 
L5 
L6 
L7 
Con f i g . I' B" L8 
L9 
VOLTAGE AND CURRENT 
-12 to -16 KV, 0.1A 
- 6 to -12 KV, 0.6A 
- 0 t o  -12 KV, 0.4A 
- 2 t o  -12 KV, 0.5A - 9 t o  -12 KV, 0.4A 
-11 to -12 KV, 0.2A 
0 t o  t3.5 KV, 2A 
0 t o  t 6 KV, 1A 
0 to - 2 KV, 0.5A 
POWER 
0.4 KW 
3.6 KW 
4.8 KW 
5.0 KW 
1.2 KW 
0.2 KW 
15.2 KW 
7.0 KW 
6.0 KW 
1.0 KW 
rn 
L1 
L2 
0 t o  t11 KV, 0.5A 5.5 KW 
0 to t 5 KV, 0.5A 2.5 KW 
System No. 2 
Conf i g . "A" L3 0 to t3.5 KV,0.7A 2.5 KW 
L4 O to -5 KV, 0.8A 4.0 KW 
-l?Tmi 
Config. "Bl' L5 0 to t2 KV, 7.5A 15.0 KW 
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SECTION 7 
SYSTEM PERFORMANCE ESTIMATES 
7.1 GENERAL 
The two HVSA system configurations described in Section 6, Selected System, and designated a s  System 
No. 1 and System No. 2, have been analyzed to determine output power, weight and area parameters. Ad- 
ditionally, a 1.5 kv 1. OA building block with an array area of 250 ft2 (23.2 m2) has been compared to the 
250 f t  (23.2 m ) baseline GE Rollout Solar Array, showing the incremental area and weight penalties as- 
sociated with the array-mounted power conditioning and reliability required by the HVSA application. 
2 2 
7.2 NUMBER OF SOLAR CELLS AND ARRAY A-REA 
Table 8 presents the number of 2 x 2 cm solar cells needed for the various functions of System Nos. 1 and 
2 and the 1 .5  kw building block. 
one percent of cells which a re  required to achieve the apportioned solar array reliability goal of 0.9998 for 
the 5-year mission. 
to accommodate the basic regulation, load switch, and reconfiguration functions. The percentages in the 
"redundant cells" column reflect additional cells specified for redundancy of the regulation, load switch and 
reconfiguration circuits. It is  seen from Table 8 that the basic power conditioning, load switch and reconfig- 
uration functions result in less than a two percent array area penalty, and the additional cells needed to pro- 
vide quad redundance of these circuit functions requires almost twice the baseline number 
2 Summing the solar cells for Table 8 for each system and dividing by 220 solar cells per f t  (the solar cell 
packing factor achieved on the GE Rollout Solar Array) yields the top1 solar cells module areas  shown in 
Table 9. An estimate of the additioyl Kapton substrate leader area was made by scaling the 11.6 ft2 (1. 08 
m ) required for the 250 ft2 (23.2 m ) GE Rollout SA. The actual solar array area contributing to array 
output power a t  beginning of life (BOL) is shown in Table 9; determined by subtracting the array area re- 
quired for regulation, circuit redundancy, blocking diode voltage drops and reconfiguration switch voltage 
drops. 
The column headed "solar cells for load power" includes approximately 
The three columns under the 'baseline" heading show the additional solar cells required 
2 
7.3 ARRAY WEIGHT ESTIMATES 
A summary of the packaged microelectronics weight for the HVSA building blocks used in the two system 
configurations i s  presented in Table 10.  The weights range from 0. 74 lb (0.33 Kg) for an 11-bit building 
block with no reconfiguration requirement to 0.91 lb (0.41 kg) for a 12-bit building block with stacking 
switch and coupling diodes. Details of the redundant circuit weight calculation, including radiation shielding, 
are  presented in Section 9.3, Microelectronics Package Weight Calculations. 
Table 11 presents the total estimated weights for System No. 1 and System No. 2, with a breakdown of the 
major weight-contributing components. Note that the estimated weight of the array storage, deployment 
and power transfer components is  scaled up from the 250 f t  (23.2 m ) GE Rollout Solar Array, and has 
not been optimized for actual solar array required by the two HVSA systems. 
2 2 
The copper path requirements for low-level signals on the HVSA will be greater than those of the 100 V GE 
Rollout SA, but the output current i s  significantly less on the HVSA building block (maximum of 1. 75 A as  
compared to about 25 A on the low-voltage array). 
the GE Rollout SA was retained with no reduction in estimating the HVSA weights. 
Therefore, the weight contributed by electrical buses on 
7.4 ARRAY OUTPUT POWER 
The maximum power available from the 2 x 2 cm cell used in the HVSA study (Section 5.3) i s  the product 
of 123 mA and 0.432 V per cell, at BOL at a steady-stage synchronous altitude array temperature of +43OC, 
(316OB). Thzpacking factor of 220 cells per ft2 (2370/m ) results in an array output of 11. 7 watts p e r  ft2 
(126 watts/m ) of area contributing to output power, as discussed in Section 7.2, when the array building 
blocks are operated at their maximum-power voltage. 
2 
*Leader Area: deployed Kapton substrate area which does not contain solar cell modules; i t  includes the 
initial wrap around the storage drum and the exposed substrate when the array is in the stowed position. 
100 
7.5 SYSTEM PERFORMANCE PARAMETERS 
Table 12 presents the results of the performance estimates for the two HVSA system configurations and 
for the 250 ft  (23.2 m ), 1 .5  kw building block. 
power-to-area ratio are  presented for operation at  both the maximum-power point and a t  regulated voltage. 
The performance estimates apply to an array surface perpendicular to the mean-intensity solar vector, at 
a temperature of +43OC (316'K) and with no orbital power degradation. 
2 2 The array output power, power-to-weight ratio and 
I t  is  seen in Table 12 that the power available a t  regulated voltages a t  BOL is about 1.62 times the design 
value for the 5-year mission, due primarily to the effect of the charged particle environment (including 
solar flares) accommodated in the design. 
7.6 COMPARISON OF HVSA TO GE ROLLOUT SA 
A performance comparison of the low-voltage (100 V) GE Rollout Solar Array and the 1 . 5  kv, 1 .0  A HVSA 
building block was selected because it is  similar in area to the 250 f t  (23.2 m ) baseline GE Rollout SA 
and therefore the weight of the a r ray  deployment and storage components are  applicable to both arrays.  To 
validate the performance comparison, the low-voltage GE array was assigned the same solar cell charac- 
teristics as the HVSA, and a 1-volt blocking diode loss was relegated to the low-voltage array (the original 
GE Rollout SA did not specify blocking diodes and the HVSA includes a 2-volt drop across a quad arrange- 
ment of blocking diodes). 
2 2 
The somewhat smaller area of the HVSA building block results in a 1 lb (0.454 X g) lighter weight than the 
GE Rollout SA. However, the power-to-weight ratios show that about a 4.5% weight penalty is incurred 
by the quad-redundant regulation and switching circuits and their auxiliary solar array requirements. 
Table 13 also shows the HVSA performance parameters with the building block supplying output current at 
regulated (1.5 kv) voltage. 
2 0 (104 w/m ) and 32.0 W/lb (70.5 w/Kg), a t  beginning of life with a solar cell temperature of +43 C (316'K). 
2 Delivering regulated power, the HVSA building block is capable of 9 . 6  W/ft 
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Table 9. Solar Array Areas 
Total  Solar Ce l l  Module Area 
Kapton Siibstrate Leader Area* 
Total  Solar Array Area 
t o  Output Power a t  BOL 
SYSTEM NO. 2 
2532 ft2 (235111~) 
117 ft2 (10.9111~) 
2649 ft2 (246rn2) 
2430 ft2 (226111') 
2 * Scaled from 11.6 ft2 (10.8 rn ) Leader Area f o r  250 ft2 (23.2 m2) 
GE Ro l lou t  SA 
Table 10. Microelectronics Weight Estimate for HVSA Building Blocks 
11 Quad Reg Sw 11 x .0253 
11 Failsafe Logic f o r  Reg Su 11 x .00628 
11 LED/Photo TX Quad 11 x .O056 
1 Counter (11-Bit) 
1 Slocking Diode Quad 
1 SA Shorting Sw Quad 
1 LED/Photo TX Quad 
2 Coupling Diode Quads 2 x .0298 
1 Stacking Sw Quad 
1 LED/Photo TX Quad 
Bypass Diodes .0748 l b s  per 1000 x 3.2 
12 Quad Reg Sw 12 x .0253 
12 Fai lsafe  Logic f o r  Reg Sw 12 x .00628 
12 LED/Photo TX Quad 12 x .0056 
1 Counter (12-Bit) 
1 Blocking Diode Quad 
1 SA Shorting Sw Quad 
1 LED/Photo TX Quad 
* 
SUMMARY - All & E  t Bypass Diodes (No Load Sw) 
0.278 
0.069 
0.060 
0.008 
3.017 
0.059 . 006 
0.497 lbs  (0.225 Kg) 
0.060 
0.059 
0.006 
0.125 lbs  (0.057 Kg) 
0.240 lbs  (0.109 Kg) 
0.304 
.075 
,067 
.012 
.017 
.059 
.006 
0.540 lbs  (0.245 K3) 
Weight Per Bldg Block 
11-Bit w i t h  Stacking Switch and Coupling Diodes 
11-Bit P!o 
12-Bi t w i t h  I' 
0.862 lbs  (0.391 Kg) 
0.737 I' (0.334 Kg) I 1  II  I t  
I1 I 1  3.905 I' (0.410 Kg) 
12-Bi t No I 1  0.780 I' (0.354 Kg) I1 I 1  
*Microelectronics 
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SECTION 8 
RELIABILITY ANALYSES 
8.1 GENERAL 
Reliability effort in this study was directed to (1) the analytical development of mathematical models for the 
array,  switching, and power conditioning functions, (2) preparation of failure rate estimates for solar cells 
and electronic components, and (3) numerical evaluation of building block and systems reliability. Model 
development and evaluation, which were co-ordinated with the switching, power conditioning, and array 
analyses described in Section 5 ,  established the redundancy requirements described. Reliability of the 
two optimized systems described in Section 7 ,  was evaluated to ascertain how closely the study goal 
of 0.99 reliability (for 5 years in orbit) can be approached. 
8.2 SOLAR CELL CONFIGURATION 
8.2.1 INTRODUCTION 
This analysis has been performed to evaluate the relative reliability of three specific solar cell configuations 
for a single switchable section (building block) of the high voltage solar array. For each of the three con- 
figurations the basic array section consists of 
analysis, the rrnfl  cells in each column of the array section a re  considered to be connected in series, and 
will be called a "string". Other cell connections within the array section will vary among the three con- 
figurations. Figure 73 presents the series-parallel solar cell and protection diode arrangement for the 
three configurations being considered in the reliability analysis. 
rows of cells, with "m" cells in each row. For this 
Configuration A consists of (m + 1) strings of cells, with n cells and a blocking diode in each string. 
There are no parallel interconnections except at both ends of the array section. For this configuration, 
the basic array configuration was  modified by the addition of one extra string to provide redundancy and 
by the addition of a blocking diode to each string to protect against individual string short-circuit failures. 
Configuration B consists of (m + 1) strings of cells, withncells in each string and parallel interconnections 
across each row of cells. 
n Configuration C consists of m strings of solar cells with (n + y) cells in each string. In this case y = , 
so that the total number of cells is the same a s  for configurations A and B. The cells a re  series/parallel 
interconnected and have a bypass diode across each fixff rows. The purpose of the bypass diode is to provide 
a low voltage loss across a group of "X" rows in the event of an open-circuit failure within the group. 
The additional "y" rows of solar cells provide the voltage required for system operation when a group of 
"X" rows no longer supplies voltage. 
8 .2 .2  RELIABILITY MODELS 
The following definitions a re  used in the reliability models for the three configurations: 
Pc = Probability of a single cell failure. 
Rc = (1 - Pc) = Probability of a single cell not failing. 
Pdo = Probability of a diode failing open. 
Pds = Probability of a diode failing short, 
Rd = (1 - Pdo - Pds) = Probability of a diode not failing. 
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8.2.2.1 Configuration A 
Configuration A contains (m+ 1) strings of cells, and m of these strings are required for successful 
operation. Therefore, the array fails if more than one string fails, and is good if zero or one string fails. 
A string fails if either the diode or any one o r  more of the cells become open-circuited. 
Let P1 = probability of a single string not failing. 
n n P1 = (1-PC) (1-Pdo) =Rc  (1-Pdo) 
(Pl) (m+ l) 
(m+ 1) PIm (l-P1) = probability of exactly one of the (m+ 1) strings failing. 
= probability of none of the (m+ 1) strings failing. 
RA = Probability of success for configurationA. 
RA = 
RA = P1 (m+ 
Probability of none or  one of the (m+ 1) strings failing. 
+ (m+ 1) plm (1 -PI) 
RA = (m+ 1) PI" - m PI (m+ 1) 
R A  = (m+1) IRcn (1 - Pdo) 1 -m [Rc" (1 - Pdo)] (m+ 1) 
8.2.2.2 Configuration B 
For configuration B, the array section operates successfully if no more than one cell opens in each row. 
Since this array section has parallel interconnections across each row, the effect of a loss of one cell 
in each row is the same a s  the loss of one string in Configuration A. 
Let P2  = Probability of no cells failing in a single row of (n i 1) cells. 
(ni + 1) 
P2 = Rc 
Let P3 = Probability of exactly one cell failing in a single row of (m + 1) cells. 
~3 = ( m + 1 ) ~ c ~ ~ c  
RB = Probability of success for configuration B. 
n 
i=O 
n i (n-i) 
RB = C ( i )  P2 P3 
where 
i = number of rows with all  cells good. 
(n - i) = number of rows  with m cells good and 1 cell failed. 
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8 . 2 . 2 . 3  Configuration C 
Configuration C contains n + y rows of cells with m cells in each row. There a re  parallel interconnections 
between each row and a bypass diode across each x rows. The array section can therefore be considered 
a s  consisting of n+y subsections with each subsection containing x rows of m cells. For the size of the 
array being considered, the diode bypass is  required to pass array current, if one o r  more cells fail in 
any one or  more rows of any subsection. Therefore a subsection is considered "goodT1 only if all cells a re  
good and the diode is not shorted. 
X 
In this configuration, y additional rows have been added for redundancy and up to y subsection failures can 
therefore be tolerated where the value of x is constrained only by the condition th& it be a submultiple of 
y, i. e. . x = where i = 1 , 2 , 3 ,  . .y. It i s  intended to evaluate the array section reliability model for an 
optimum value of x, if it exists. 1 
Failure for configuration C is  therefore defined a s  failure of more than y subsections. 
The various states of cell rows and diodes to be considered for the model are a s  follows: 
X 
Condition Cell Rows Diodes 
1 good good 
2 good open 
3 good shorted 
4 failed shorted 
5 failed good 
6 failed open 
The reliability model is developed by identifying and summing up all the good states, i. e. those states 
for which Z or  fewer subsection have failed for each of the above conditions. 
X 
Condition 1 - Cells good and diodes good 
P4 = Probability of all  cells and diodes good 
P4 = Rc (n+ Y) Rd (nLYy) 
X 
Condition 2 - Cells good and diodes open 
If all cells are good, one or  more open diodes have no effect on array performance. 
P5 = Probability of all cells good and one o r  more of the n+y diodes open. 
X 
n+y 
P5 = RC m(n+y)  g [(?I pdoi Rd (y -i)l 
i=l  
m+ Y 
= Rc ill (n+y) - Rd ( T I ]  
Condition 3 - Cells good and diodes shorted 
n+ Y Y Each diode short effectively fails one of the 7 subsections, and, a s  indicated previously, up to - 
subsection failures can be tolerated. 
\ 
X 
Y P6 = Probability of all  cells good and diodes shorted for - or  fewer subsections. 
P6  = C (?) (Remx Pds)i [Remx (1-Pds) 
X Y - 
i=l 
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Condition 4 - Cells failed and diodes shorted. 
Y Cell failures can be tolerated in up to - subsections with shorted diodes since array current will be 
bypassed through the diode regardless5f whether the cells are good or bad. 
P7 = Probability of one or more failed cells and shorted diodes in up to 2 subsections. 
X 
1 [ Rcnlx(l-Pdo) P7 = c ' i=l [ (1 -RcmX) (Pds) 
Condition 5 - Cells  faiied and diodes good. 
Y Up to - subsections of mx cells each can fail if the corresponding diode for each failed subsection is  good. x 
P8 = Probability of one or more failed cells and good diode for up to 
2 %  
subsections, 
X 
X 
P8 = ( ) [ (1 - RcmX) Rd] [Rcmx (1-Pds)] (? - i, 
i=l 
Condition 6 - Cells failed and diodes open. 
There are no good states under condition 6. 
Rc = P 4 + P 5 + P 6 + P 7 + P 8  
P5 = Rc [(l-Pds) 
J! /"+y\ 
- Rd 
1 X P6 = C 1 (RcmX Pds)i [ RcmX (1-Pds) i=l 
(?)[ (l-RcmX) (Pds)] [ RcmX (1-Pds) 1 P 7  = c 
i=l 
J! 
X [ RcmX (1 -Pds) P8 = C (7) (l-Rc-) (Rd) i 
i=l 
n+y @+ ') (1 -Pds) 
X 
P4+P5 = RC 
(n_ty - i) 
P6+P7 = P d s i  (1-Pds) X [RcmxiRc mx e - i) 
- 
i=l 
+ (1-RC m x i  ) RC mx (=-i)] X 
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mx mx 
since Rc and (1-Rc ) are mutually exclusive, 
i RCmXi + (1-Rc nix ) i = kcmx+ (l-Rcmx)] = 1 
Therefore: 
x n + y  
X 
P 6 +  P7 = C ( y Pdsi [RcmX (1-Pds) 
i=l 
and 
Rc 
n+ Y (7 - i )  
P 4 + P 5 + P 6 + P 7  = C 
i=O 
Probability of success for  configuration C. 
x x  
I - i, X Rc = ( y [(l-Rc=) Rd] [Rcmx (1-Pds) i=l 
I 
2 -  
* c  ( Pdsi [RcmX (1-Pds) 
i=O 
where the asterisk (*) indicated the convolution of the two expressions. 
The model for configuration C can be stated in explicit from by considering the appropriate terms of the 
convolution, as follows: 
I *  (Y)! 
x x - j  
x x  
R S =  C C 
j=O 1=0 
[Pds] j [Rd (l-RcmX)] l [ RcmX (1-Pds) 
8 .2 .3  APPORTIONMENT 
Prior to the computation of predicted reliability for the three solar cell configurations, the system 
reliability goal of 0.99 for a 5 year mission was apportioned to lower level assemblies. The objective 
of this apportionment is to allocate reliability goals to lower level assemblies. 
The apportionment is summarized in Table 14. 
Historically, the reliability of solar cell configurations has been extremely high in comparison with 
the power conditioning equipment. The apportionment was therefore based on the amount of electronics 
used in each element. The complete high voltage solar array was considered to consists of three elements: 
1. Solar cell building blocks with regulation switching 
2. Configuration switching 
3. Load switching. 
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The criteria used to allocate the allowable probability of failure is the estimated number of switches in 
each element as follows: 
Number of 
Element # Switches Allocation 
a) Building Blocks (16) 176 176/204 x 0.01 = 0.0086 
b) Configuration Switching 16 16/204 x 0.01 = 0.0008 
12/204 x 0.01 = 0.0006 12 
2 04 
c) Load Switching -
A HVSA consisting of 16 building blocks was assumed to be a representative system configuration, and 
therefore the allocation for each building block is 0.0086/16 = 0.00054, and the reliability goal for each 
building block is RBB = (1-. 00054) = 0.99946. 
The apportioned values given in Table 14 should be considered a s  initial goals and subject to modification 
if future work indicates that they are unrealistic. The apportionment, in general, should always be con- 
sidered in the proper perspective, i. e. a means of allocating a higher level goal to lower level elements 
such that if the lower level goals a r e  met, the higher level goal is also achieved. 
8.2.4 SOLAR CELL RELIABILITY MODEL EVALUATION 
8 .2 .4 .1  Parameter Values 
The selected values for the parameter used for numerical evaluation of the solar cell reliability models 
a r e  a s  follows: 
8.2 .4 .1 .1  Solar Cell Reliability 
The prevalent failure mode of solar cells is "open" connections. These open connections are assumed to 
be a function of the number of thermal cycles experienced. A typical failure rate is 3 failures per lo8 
thermal cycles per connection. The total number of thermal cycles is: 
5 year mission x 90 eclipse periods per year = 450 
Number of thermal cycles during orbit acquisition = 583 
1033 
The expected number of cell ailures dueing the mission (Xct) is  therefore: Xct = 1033 thermal cycles x 2 
connection per cell x 3 x 10 -l Xct = 61.98 x 10-6 failures/missionG 0.000062. 
The reliability of a single solar cell (Rc) is therefore estimated a s  Rc = 1-Xct = 0.000038. 
-9 8 .2 .4 .1 .2  Diode Reliability 
A typical diode short-circuit failure rate is 5 x 10 
synchronous orbit and ascent time), the expected number of failures (probability of a diode failing in the 
shorted mode) is: Pds = 5.25 yrs. x 8760 hrs/yr x 5 x = 229.95 x M 0.0002 
failures per hour. For the 5.25 year mission (includes 
The ratio of short to open failures is in the range of 5: l  to lO:l, therefore: 
Pdo = 0.00003 
8 .2 .4 .1 .3  Failure Probabilities 
Reliability estimates for the three solar cell configurations were computed by applying the solar cell and 
diode reliability values to the reliability models in Section 8.2 .2 .  The baseline array size used for a single 
1 Kv, 1 Kw building block is 12 strings of 3024 cells each, based on a 2 x 2 cm cell size. 
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In order to evaluate the effect of possible failure rate inaccuracies, the models were also evaluated with 
the diode and cell failure probabilities increased and decreased by a factor of 10. 
The resulting failure probabilities used a re  as follows: 
Probability Diodes 
Of Failure Open Short Solar Cells 
Low 0.000003 0.00002 0.0000062 
Nominal 0.00003 0.0002 0.000062 
High 0.0003 0.002 0.00062 
8.2.4.2 Reliability Estimate for Configurations A&B 
The resulting estimated reliability for configurations A&B a re  a s  follows: 
Cell Reliability 
High Non: inal Low 
0.9765041 0.3216505 0.1877763 
0.9999909 0.9990941 0.9136942 
Diode 
Reliability Nominal 0.9764416 0.3215746 0.1877163 
0.9999909 0.9990941 0.9136942 
0.9758126 0.3208163 0.1871174 
0.9999909 0.9990941 0.9136942 
RA 
RB 
RA 
RB 
RA 
RB 
High 
Low 
I t  is noted that in every case, configuration B produces a higher reliabiliry value than configuration A ,  
thus establishing the superiority of parallel interconnected strings of cells over series strings of cells 
without parallel connections. 
8.2.4.3 Reliability Estimate for Configuration C 
In order to provide a direct reliability comparison with configurations A and B for an equal number of 
extra solar cells, configuration C contains an equivalent number of extra cells. However, these cells 
a r e  added a s  an additional lly" rows of rrmll  cells each, (y = 252, m = 12). Protection against open cells 
is  provided by adding bypass diodes across each t r ~ l l  rows. Further evaluation of configuration C with 
fewer extra cells will be discussed in Section 8.2.5. 
The reliability number predictions for configuration C were computed for  values of r r ~ "  from 1 to 252, for 
each combination of cell & diode failure rates. The resulting curves are shown in Figure 74. The curves 
indicate that for each combination of cell and diode failure rates,  the reliability increases a s  the number of 
diodes increases up to an lroptimumll value a t  the knee of the curve. The increase in reliability for a 
further increase in the number of diodes, beyond the knee of the curve, is insignificant, 
that a t  the knee of each curve, the reliability is  higher than the reliability for configuration B, using the 
same combination of diode and cell failure rates. A summary of the predicted reliability for configurations 
A ,  B, and C, (using the knee point of each curve in Figure 74 for configuration C), is given in Table 15. 
I t  is also noted, 
It is therefore concluded that: 
1. Configuration C can be made more reliable than configurations A and B by adding a sufficient 
number of bypass diodes. 
2. Adding more diodes than required to reach the knee of the curve in configuration C does not 
significantly improve reliability. 
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8.2.5 RELIABILITY OF CONFIGURATION C WITH FEWER THAN 252 ROWS OF CELLS ADDED FOR 
REDUNDANCY 
The analysis contained in Section 8.2.4 provided for the addition of 252 rows of cells to the basic 1OOOV 
building block for Configuration C. This number of rows was selected to provide an array area equivalent 
to that obtained when one cell per row is added to configurations A and B for redundancy. 
The analysis was extended determine the effect on reliability of Configuration C, of adding fewer than 252 
rows of cells. “Nominalft failure ra tes  were used for both solar cells and diodes. Computations were 
made for the case of 1 ,  2, 3, 8, and 21  rows of cells per diode. For each case, the reliability values 
increase rapidly with an increase in the number of redundant cell rows (varied from 1 to 252) and then 
rapidly levels off. The reliability objective of 0.9998 is achieved in each case with the following number 
of redundant rows: 
No. Rows per Diode Number of Redundant Rows for 0.9999 
1 
2 
3 
8 
21  
1 2  
24 
36 
96 
2 52 
In each of the above case 
required to provide a reliability of 0.9998. 
1 2  redundant groups (group = x rows of cells bridged by a bypa s diode) a re  
The preceding analysis was repeated using a very high diode reliability to reflect the use of a quad re- 
dundant configuration. Although resultant configuration reliability values were higher, the same number 
of redundant rows are required to provide a reliability value of 0.9998. 
It is therefore concluded that the number of redundant rows of cells required to provide a reliability of 
0.9998 for the 1000 V building block solar cell configuration C is 12 x the number of rows per diode. 
Therefore, a s  few as 12 redundant series rows of 2 x 2 om cells (out of a 3000 baseline requirement for a 
typical 1 Kv building block) can yield the apportioned solar cell reliability goal of 0.9998, based on the 
use  of nominal cell and diode failure rates. This number of redundant rows (12) requires the use of a bypass 
diode function a t  each series solar cell row. The array area penalty required to achieve the reliability 
goal is only 0.4%. The use of fewer diodes will require extra cell rows to achieve the same reliability. 
For example, if a bypass diode were connected across 8 series cell rows, 96 redundant cell rows a r e  re- 
quired, resulting in a reliability penalty of about 3% of the total array area. Other considerations, such 
a s  the effect on regulation of cell failures, will influence the selection of the number of cell rows per bypass 
diode. 
The apportioned reliability number of 0.9998 expresses the probability that no more than the 12 rows out 
of the (3024 + 12) total rows will fail. However, as some rows fail, it becomes necessary for other rows 
to overcome the voltage drop introduced by the bypass diode across the failed row. Thus, to ensure the 
0.9998 probability of having 3024 solar cells output voltage, sufficient extra cells to overcome the drop 
across 12 bypass diodes a re  needed. 
diode drop), or a total of 36 additional series rows beyond the baseline 3024. 
This criterion results in an additional 24 series cells (2 solar cells = 1 
8.2.6 EFFECT OF VARIATION IN CELL SIZE CN RELIABILITY 
This analysis was performed to determine the effect of varying the cell size on reliability of the 1000 V 
building block solar cell configuration C. Reliability estimates were computed for cell sizes of 2 x 4 cm, 
2 x 6 cm, and 2 x 8 cm, to determine the minimum number of extra rows required to provide a reliability 
of a t  least 0.9998 for each cell size. 
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For these computations, t%ominaltt cell and diode failure ra tes  were used. Because cell failure rate is 
dependent only on the number of connections, the larger cells were assigned the same failure rate a s  the 
2 x 2 cm cells. 
The results are shown in Table 16  from which it can be concluded that the 0.9998 reliability objective can be 
met with fewer redundant rows of cells a s  the cell size increases. 
It is also expected that the appreciable cell cost savings and fewer solar array fabrication operations 
associated with the larger area cells will dictate their use on the HVSA. Considerations such a s  low 
power dissipation in the shunt regulators may show the use of 2 x 2 cm cells to be advantageous in a small 
portion of the array.  Requirements for low-current auxiliary array functions may also minimize array 
area penalties with the use of smaller cells. 
8.2.7 EFFECT OF BUILDING BLOCK VOLTAGE ON SOLAR CELL RELIABILITY 
The 1-Kv buildjng block size has been used throughout the reliability analysis as being a typical design 
voltage. Since actual design may encompass a wide range of voltages, the effect on solar cell reliability 
was determined. 
The 1-Kv building block reliability model assumed a baseline series cell requirement of 3024 cells. With 
this number changed to 6048 series cells (approximating a 2 Kv building block) and 1512 series cells 
(approximating a 500 V building block) the following configuration C reliability numbers were obtained with 
nominal failure rates: 
Series Cells Redundant Cells Reliability No. 
3024 12 0.999922 
1512 8 0.999947 
1512 12 0.999966 
6048 12 0.993819 
6048 20 0.999864 
As expected, the reliability number increased for fewer cells in series,  and decreased with more cells 
in series, It is  seen that some small savings in redundant cells can be realized a t  lower building block 
voltages, and some additional redundant cells a r e  required a t  the very high building block voltage to 
approach the re1 iabil ity goal. 
8.3 BUILDING BLOCK RELIABILITY MODEL 
8.3.1 GENERAL 
The functional arrangement of the typical 11-bit voltage-regulated building block presented in Section 6 is 
the basis of the building block reliability model. Figure 75 presents the reliability model for a typical 
HVSA building block. The two criteria employed in the development of this model are: 
1. Each functional circuit within the building block becomes a series-connected reliability 
component (affecting a worst-case model), and 
2. Each functional circuit is characterized by the failure rates of its identifiable parts,  obtained 
from the electrical schematics, Section 5. 
Because of the quad redundancy technique employed with the regulation shorting switches, drivers, high- 
voltage signal couplers and fail-safe logic, these parts a r e  combined into the reliability component labeled 
'tRegulation Switching". The relation of the remaining reliability components in Figure 75 to the equivalent 
electrical function described in Section 5 is  readily apparent. 
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8.3.2 RELIABILITY COMPONENT EXPRESSIONS 
8.3.2.1 Regulation Switching (with Drivers, Signal Coupling and Fail-safe Logic) 
Quad Regulation Switch Reliability = RRS 
RRS = 4 3 4  1 - (2 Po2 - Po + 4Ps2 - 4Ps + Ps ) 
where 
2 b  
I izx PO = (1 - exp 
Ps = , (1 - exp [ ( - i o  - hs) t11 ho + 
- hs) t l  
h S  
ho = failure rate for open failure mode. 
hs = failure ra te  for short failure mode. 
t = mission time 
8.3.2.2 Counter 
Counter Reliability = RCN 
RCN= exp [(-A CN) t ]  
where 
hCN = counter failure rate 
t = mission time. 
8.3.2.3 Stacking Switch (with Drivers and Signal Couplers) 
Quad Stacking Switch Reliability = RSS 
RSS = 4 3 4 4Pss + Pss ) 1 - (2P0s2 - Pos + 4Pss2 
where : 
Pos = 
Pss = 
Pos = 
Probability of single switch section failing open. 
Probability of single switch section failing short. 
hos 1 hos+ A s s  I 
I I hos+ Ass 
1 - exp [(-hos - Ass) t ]  
'1 - exp [ ( - h ~ s  - hss) t l  ass ~ s s  = 
hos = failure rate for open failure mode 
Ass = failure rate for short failure mode 
t = mission time. 
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8.3.2.4 Array Shorting Switch (With Drivers and Signal Coupler) 
Quad Array Short Switch Reliability = RAS 
This switch is identical in parts and function to the stacking switch, and hence is  modelled the same way: 
RAS = RSS 
8.3.2,5 Blocking Diodes 
Quad Blocking Diode Reliability = RBD 
2 4 2 3 4 
OBD -'OBD + 'SBD - 'SBD + 'SBD ) RBD = 1 - (2 P 
where 
- 
'OBD 
'SBD 
-  
- 
'SBD 
probability of single diode failing open 
probability of single diode failing short 
h 
CBD 
'OBD+ 'SBD 
h Il-exp [ (  - h  -A ) t ]}  SBD 
1 SBD OBD 
%BD+ 'SBD 
failure rate for diode open 
failure rate for diode short 
mission time 
8.3.2.6 Coupling Diodes 
Quad Coupling Diode Reliability = RCD 
4 
SCD - 'SCD + 'OCD -4POCD OCD ) 3 +  P 
2 4 2 
RCD = 1 - ( 2 P  
The definition of terms is analogous to that for blocking diodes in Paragraph 8.3.2.5. 
8.3.2.7 Solar Cells and Bypass Diodes 
Solar Cell Reliability = RCS 
Section 8.2 detailed the reliability analysis for the solar cell/bypass diode Configuration "C". The value 
of solar cell/bypass diode reliability to be used in  the evaluation of building block reliability is 
RCS = 0.9998 
8.3.3 MATHEMATICAL BUILDING BLOCK RELIABILITY MGDEL 
The components comprising the HVSA building block reliability model on Figure 75 are: 
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11 
1 
1 
1 
1 
2 
1 
Regulation Switches (Quad) 
Stacking Switch (Quad) 
Array Shorting Switch (Quad) 
Blockirlg Diode (Quad) 
Coupling Diode (Quad) 
Counter 
Solar Cell/B ypass Diode Configuration 
The building block reliability, RBB, is  defined as: 
2 
RBB = RRSl'x RCN x RSS x RAS x RBD x RCD x RSC. 
8.3.4 FAILURE RATE ESTIMATES 
8.3.4.1 Discussion 
Failure rate estimates for the various reliability components, described in Section 8.2.2, to be used 
in determining the building block reliability, a re  presented herein. Small auxiliary solar arrays a r e  
required to power much of the circuitry, but these have a very low failure rate relative to other circuit 
components, and can easily be made redundant so  that their failure rate has been specified a s  insig- 
nificant. The failure rate for integrated circuits is the weighted (by test hours) average of the values 
presented in Table 17. I t  is expected that most of the electronic functions on the HVSA will be fabricated 
using combinations of integrated circuits and discrete components. 
The reliability analysis considers each electronic piece part, its function in the circuit, the usual piece 
part  failure modes that could prevent the part  from performing its function in the circuit, and the pro- 
bability that the total circuit will fail based on this detailed analysis of each part. The failure rates for 
the resistors, transistors, and diodes have been reduced by a factor of ten from those usually considered 
for conventional piece parts. The rationale for this is  that the final configuration will, in all probability, 
utilize many integrated circuits to accomplish the electronic functions. These integrated circuits are 
assigned a higher inherent reliability than what would be indicated by the number of parts required to re- 
produce the circuit function with individual discrete parts. 
The higher reliability of the integrated circuit is due to the following: 
1. 
2. 
3. 
4. 
5. 
6. 
There is a higher degree of uniformity and standardization associated with circuit elements in 
an integrated circuit, since only the elemental function in its simplest form is utilized in the 
circuit. 
These par t  functions a r e  deposited directly on the interconnecting substrate o r  metalurgically 
bonded to i t  directly, without the multiple interconnections associated with the mechanical 
package of the discrete piece part. 
The dissimilar metal possibility with a variety of termination methods and the hazards of 
oxidation, contamination, and electrolysis a r e  removed with the elimination of these superfluous 
interconnections. 
The fabrication process is  usually automated and contnuous, and not subject to human operator 
e r ror  to the same extent a s  discrete circuitry fabrication by either welding o r  soldering. 
The process is more tightly controlled, and inspection is one hundred percent under magnification 
by comparator techniques to assure the uniformity inherent in the process. 
The process is typically high volume, or high volume usage of individual circuit functions created 
under the same conditions, and this larger sample gives a higher assurance of detecting a flaw 
o r  malfunction. 
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7. 
8. 
9. 
10. 
The number of circuit connections that pass through the integrated circuit interface is  minimized, 
reducing the possibility of electrical interaction with other circuit elements. 
The integrated circuit performs a complete electrical function, and is fully tested with all its 
piece parts in place, sealed in a controlled environment, with established physical interrelation- 
ships. 
The single substrate and the high thermal conductivity assure a common operating temperature, 
and reduce the possibility of differential thermal expansion, o r  parameter drift due to the 
temperature differences between piece parts. 
The piece parts within the integrated ckcui t  are protected from oxidation, contamination, and 
mechanical abuse by the substrate enclosure. 
The failure ra tes  used for the reliability analysis a re  summarized below: 
Circuit or Device Failure Rate (A) 
Res istor 0.001 x failures/hr 
Transistor 0.008 x 10-6 failures/hr 
Diode 0.005 x 10-6 failures/hr 
Integrated Ckt 0.025 x fai luredhr  
8.3.4.2 Reliability Component Failure Rate 
The failure rate determination for each reliability component defined in Figure 75 is presented in the 
following paragraphs. 
8.3.4.2.1 Regulation Switching (with Drivers, Signal Couplers and Fail-safe Logic) 
The failure rate for each section of the quad regulation switching component is  determined by summing the 
weighted part  failure rates: 
13 Resistors x 0.001 x = 0.013 x 10-6 
1 Integrated Ckt x 0.025 x = 0.025 x 
7 Transistors x 0.008 x = 0.056 x 
5 Diodes x 0.005 x = 0 . 0 2 5 ~  
hRS = 0.119 x failures/hr 
Assuming the regulation switching is equally likely to fail short or  open, then 
ho = hs = 0.0595 x failures/hr. 
8.3.4.2.2 Counter 
-6 7 Intergrated Ckts x 0.025 x = 0.175 x 10 
ACN = 0.175 x failures/hr. 
8.3.4.2.3 Stacking Switch (With Drivers and Signal Couplers) 
6 Transistors x 0.008 x = 0.048 x 
6 Resistors x 0.001 x = 0.006 x 
2 Diodes x 0.005 x 10-6 = 0.010 x l o V 6  
hstsw 0.064 x 10-6 
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Assuming short or open failure equally likely, 
-6 hss = hso = 0.032 x 10 failures/hr. 
8.3.4.2.4 Array Shorting Switch (With Drivers and Signal Couplers) 
This switch is identical to the stacking switch, s o  the failure ra tes  arethe same a s  in 8.3.4.2.3. 
8.3.4.2.5 Blocking Diodes 
The diode failure rate when used in a hybrid circuit is  estimated to be 0.005 x 10  
It is  also estimated that diodes short about none times out of ten failures. 
-6 
failures per hour. 
Therefore: 
0.0045 x failures/hr. 
-6 
= 0.0005 x 10 failures/hr. ‘OBD 
8.3.4.2.6 Coupling Diodes 
The failure rates for the coupling diodes a r e  the same as for the blocking diodes: 
= 0.0045 x failures/hr ‘SCD 
0.0005 x failures/hr 
8.3.4.2.7 Solar Cells and Bypass Diodes 
The failure ra tes  for the solar cells and blocking diodes have been discussed in Section 8.1. The resulting 
value of calculated reliability for nominal failure ra tes  will used in the evaluation of building block re- 
1 ia bili ty : 
RSC = 0.9998 
8.3.5 EVALUATION O F  BUILDING BLOCK RELIABILITY 
A numerical determination of building block reliability has been made, using the failure ra tes  estimates 
presented in Section 8.3.4.2 and the reliability expression for an 11-switch building block: 
11 2 RBB = RRS x RCN x RSS x RAS x RBD x RCD x RSC. 
The following tabulates the total building block (RBB) and functional circuit reliability numbers. 
RBB (total building block) 
RRSll (11 regulation switches) 
RCN (Binary counter) 
RSS (Stacking switch) 
RAS (array shorting switch) 
RBD (blocking diode quad) 
RCD2 (2 coupling diode quads) 
RSC (solar cell/bypass diodes) 
0.991924 
0.999679 
0.992364 
0.999989 
0.999989 
0.999999 
0.999999 
0.999800 
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8.4 LOAD SWITCH RELIABILITY MODEL 
The circuit diagram for the load switch (8A and 1A) appears in Section 5.1. The reliability expression for 
the load switch which consists of a dual transistor turnoff switch plus a quadSCR high voltage switch is 
Load Switch Reliability = RLS 
RLS = 
-  
Pto 
pss 
Pto 
- 
so 
P 
- 
- - 
where 
t - 
- 
hto 
hts 
pso 
pss 
- 
-  
-  
As0 = 
Ass = 
411 
(1-P ) 1- 2P 2 -P 4 +4Pss 2 -4Pss3+ p ss to2 ( [ so so 
probability of a single transistor turnoff switch failing open. 
probability of a single SCR switch section failing open. 
probability of a single SCR switch section failing short. 
miss ion time 
failure rate for transistor circuit open 
failure rate for transistor circuit short 
1 h so hso + h ss - ( A s 0  + Ass) t [ 1-e 
[ 1-e -(As0 + Ass) t ] Ass hso+ h ss 
failure rate for high voltage switch 
failure rate for high voltage switch 
open 
short 
Since a backup method of turning the high voltage switches off exists by total shorting of the solar array,  
only failures of the transistor switches which open the power path irrevocably cause a power switch failure. 
Failure rate estimates for the transistor turnoff switch elements and the quad SCR load switch elements 
are presented in Tables 18 and 19. Component failure ra tes  a r e  those presented in Section 8.2.4.2. Since 
no data exists for the high voltage SCR failure rate, a value was assigned which is worse than a transistor 
failure rate by a factor of 10. 
A numerical determination of load switch reliability (RLS) has been made, using the mathematical model 
and the failure ra tes  presented in this section. The results are: 
RLS = 0.999936 (1 Amp Switch) 
RLS = 0.999738 (8 Amp Switch) 
8.5 SYSTEM RELIABILITY MODEL AND ESTIMATE 
The reliability model for a HVSA system configuration consisting of building blocks, load switches and 
array grounding switch is presented in the following equation. 
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RSYS 
where 
RSYS = 
RBB = 
RLS = 
RGS = 
NBB = 
NLS = 
NGS = 
NLS 
j =1 
RLSj 
system reliability 
building block reliability 
load switch reliability 
load return/array ground switch re 
number of building blocks in system 
number of load switches in system 
iabi ity 
number of array ground switches in system 
The system reliability model accommodates the effect of some building blocks having stacking switches 
and coupling diodes while others do not, and the effect of a high and/or low current load switches, which 
have somewhat different reliability numbers. The array grounding switch, discussed in Section 5 . 1 ,  has 
the same reliability expression as the load switch, with the effect of a slightly different circuit arrangement 
being accounted for in the determination of a quad element failure rate. 
Evaluation of the system reliability model for the two optimized systems, presented in Section 7,  produces 
the following numbers: 
System No. 1: RSYS = 0.81574 
System No. 2:  RSYS = 0.87696 
The higher reliability for System No. 2 is due to its requiring only 16 building blocks compared to System 
No. 1 which is comprised of 25 building blocks. 
8 .6  SUMMARY 
Reliability analyses of candidate solar cell arrangements shows that the configuration which yields the 
apportioned reliability goal over the greatest range of solar cell and protective diode failure rates 
employes bypass diodes in parallel with small numbers of series-connected cell rows, where each cell 
row is the total number of parallel solar cells needed in the array and electrically connected in parallel. 
Redundancy with this scheme is prqvided by 36 additional series-connected cell rows in the array for each 
building block. In addition to providing the highest reliability, the bypass diode arrangement also minimizes 
the power loss effect of transient shadowing of the solar array,  if such were encountered during the mission. 
The bypass diodes could be fabricated as microelectronic elements on substrates similar to those being 
considered for other electronic functions to be mounted on the solar array. 
Reliability of a 1 Kv, 11-bit building block is estimated to be 0.9919, compared to an apportioned goal of 
0.9994. The limiting reliability component is the binary counter which has 0.992 reliability compared to 
the remaining functions which a re  each above 0.9996. Obviously, the reason for this situation is that 
binary counter redundancy has not been implemented. Further study is needed to identify the best approach 
to providing counter redundancy. 
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System reliability has been calculated for the two optimized systems described for this study. Although 
the study goal of 0.99 was not attained (System No. 1 reliability is 0.81 and System No. 2 i s  0.87) these 
preliminary values do provide confidence that the recommended HVSA systems concept can be implemented 
with high reliability. 
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Table 14. Reliability Apportionment 
Reliability Goal = 0.99 for 5 Yr.  Mission 
Allowable Probability of Failure = 0.01 
Probability Apportioned 
Of Failure Reliability 
1. Load Switching 0.0006 0.9994 
2. Configuration 
Switching : 0.0008 0.9992 
3. Building 
Blocks (16): 0.0086 0.9914 
Single Building 
Block: 0.00054 0.99946 
a.  Regulation 
Switching: 0.00036 0.99964 
b. Cell and Diode 
Array: 0.00018 0.99982 
Table 15. Effect of Variation in Solar Cell and Diode Reliability 
w 
I 3  
0 
c3 
C( 
C E L L  R E L I A E I L I T Y  
,9 1 3  6 9 4 2 
J 8  7 7 1  6 3 
8 9  1 3  6 9 42 
0 9  9 2 4 3 3 5 
124 
Table 16. Cell Size Effect on Reliability 
CELL SIZE MINIMUM NO. OF REDUNDANT ROWS 
FOR .9999 RELIABILITY 
2 x 2 c m  
2 x 4 c m  
2 x 6 c m  
2 x 8 m  
SOURCE 
NAME 
1. Moto ro la  
2 .  S i g n e t i c s  
3. NASA Data 
4 .  Hughes 
5.  Au tone t  ic: 
Table 17. Microelectronics Failure Rate Data 
DATA 
SOURCE 
R i n g  Counter 
L i f e  Tests 
I 1  
225 Space-  
c r a f t  
E s t  i m a  t e 
Minuteman 2 
H i s t o r y  
MICROCIRCUIT 
TYPE 
E p i t a x i a l  
11 
Misc . 
Misc . 
Unknown 
OPERAT I ON 
TIME 
(UNIT -HOURS) 
18 x lo6  
59 x 106 
6 .3  x lo6 
a 
~ 
FAILURE 
RATE L 
0 0385* 
.0117* 
.1150* 
.0250 
.0080 
*50% confid:-l 
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Table 18. Failure Rates for Transistor Turnoff Section of Load Switch 
Conwonent 
- Nanie Fai 1 ure 
High Vol t a w  
Rate 
T r a n s i s t o r  .016 
-. 
T r a n s i s t o r  . o m  
Res i s to r  . O O l  
Photo 
T r a n s i s t o r  .008 
Diode .005 
L E D  .005 
Solar  
Ce l l s  .00142 
Number and A of Components 
1 Amp 
xo Xr 
1 . ooa 
2 008 
6 .003 
1 .004 
1 .0025 
1 
17 .024 
.008 
.008 
.003 
.004 
.0025 
.005 
8 Amp xo 'XS 
I 
1 .oos f003 
4 .016 .016 
8 .004 .004 
1 ,004 .004 
1 .0025 .0025 
1 .005 
134 .190 
Note: a l l  numbers have units o f  10'6 f a i l u r e s / h r  
Total  5 X t o  = .0495, h s = . 0 3 0 5  At0 = ,2245, Ats=.0395 
Table 19. Failure Rates for Quad SCR Elements of Load Switch 
CoinDonen t Name Fai 1 ure 
Rate -__ -.._-----*-- 
High Vol ta!p e08 
T r a n s i s t o r  .003 
Res i s to r  .001 
Photo 
SCR 
Trans i s to r  ,008 
Diode .005 
L E D  .005 
So la r  
Cel Is .00142 
--- - - -  -- 
Number and 
1 .04 .04 
4 .016 .016 
8 .004 .004 
1 .004 .004 
1 .005 
10 .0142 0 
of components 
8 Amp 
A0 'xs -- 
1 .04 .04 
5 .02 .02 
9 .0045 .0045 
1 .004 ,004 
1 .005 
'8 .111 0 
Note: a l l  numbers have units o f  f a i l u r e s / h r  
Total 5 )\so = .0832,hs  = .OM XSO =.1845Ass = .06a5 
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Figure 73A. Configuration A - Reliability Model 
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Figure 73B. Configuration B - Reliability Model 
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Figure 73C. Configuration C - Reliability Model 
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Figure 74. Reliability of Solar Cell Arrangement with Bypass Diodes 
129 
R E L I A B I L I T Y  
COMPONENT 
REG SW 
REL = RRS 
I 
STACKING SW 
REL = RSS 
NO. OF COMPONENTS FUNCTIONS I N  RE DUN DANCY 
PER BLOG BLOCK COMPONENT ARRANGEMENT 
SWITCH ELEMENT 
11 HV SIGNAL CPLR QUAD I'H" 
FAIL-SAFE LOGIC 
DRIVERS> OP kMP 
1 
1 
I 
1 
2 
1 
7 INTEGRATED 
CIRCUITS SINGLE 
SWITCH ELEMENT 
DRIVERS QUAD "H" 
HV SIGNAL CPLR 
SOLAR CELL ADDITIONAL 
CONFIGURATION SERIES CELLS 
"C" 
RBB = BLDG BLK 
REL I AB I L I TY RBB = R R S ' ~  x RCN x RSS x ws x RBD x RCD* x RSC 
SWITCH ELEMENT 
DRIVERS 
HV SIGNAL CPLR QUAD "H" 
4 DIODES QUAD "H" 
4 DIODES QUAD "'IT 'I 
Figure 75. Reliability Model for HVSA Building Block 
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SECTION 9 
RELATED ANALYSES AND CONSIDERATIONS 
This section presents the various efforts performed to (1) support the technical analyses described in 
preceding sections and (2) provide additional insight into aspects of the HVSA not previously discussed. 
9 .1  RADIATION ENVIRONMENT AND EFFECTS PREDICTIONS 
9.1.1 GENERAL 
This section defines the charged particle radiation environment between 100 nautical miles (185 Km) 
and synchronous altitude, describes the radiation effects upon semiconductors, provides estimates of 
shielding thickness to limit performance degradation, and discusses several techniques to minimize 
radiation effects. Shielding estimates made herein have been used to calculate circuit package weight 
reported in Section 9.3. 
9 .1 .2  HIGH VOLTAGE SOLAR ARRAY MISSION 
The high voltage solar array is to operate for 5 years in an equatorial 24 hour synchronous orbit  which 
is achieved by a spiraling transfer orbit from a 100 nm (185 Km) parking orbit to the 19,300 nm (35, 800 
Km) synchronous orbit over a period of 90 days. The equation for the orbit transfer period is 
185 + R e  - Re 2 A =  
(1-0.00674t) 
A - Vehicle Altitude (Km) 
Re - Earth Radius (6360 Ism) 
t - Elapsed time during transfer phase (days) 
and is plotted in Figure 76. 
transfer phase. 
The orbit is  assumed to be in the earth equatorial plane during the entire 
9 .1 .2 .1  Implication of the Mission on the Radiation Environment 
The radiation particles of principal interest to this study are the geomagnetically trapped electrons and 
protons which surround the earth to synchronous altitude and beyond, and the protons which a re  associated 
with solar flares. 
The radiation environment to be experienced by the solar array i s  composed of the relatively constant 
proton and electron flux of the 5 year orbit phase a t  synchronous altitude, the altitude dependent proton 
and electron flux of the 90 day period during the transfer from the parking orbit to the synchronous orbit, 
and the probalistic proton f lux exposure of the entire mission due to solar flares. 
9 .1 .3  RESULTS OF THE RADIATION ENVIRONMENT DETERMINATION 
The integral energy spectra for protons and electrons for the orbit phase are  presented in Figure 77. 
The proton data is  derived from "ATS Power Subsystem Radiation Effects from Study Phase l/Final 
Report" by Hughes Aircraft Company (Contract NAS 5-3823) which is extrapolated from the 18, 000 nm 
(33,300 Km) data of the orbital integration map AP5 of Volume IV (Low Energy Protons) of NASA SP-3024 
(Models of the Trapped Radiation Environment). 
Table 4 of Volume 111 (Electrons at  Synchronous Altitudes) of NASA SP-3024. 
zero degree magnetically inclined orbit while the electron data is for a theoretical dipole representation 
of the earth's magnetic field (B/Bo = 1). 
The orbit phase electron environment is  derived from 
The proton data is  for a 
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The integral energy spectra for  the solar flare protons for the mission is presented in Figure 78. This 
data is based on information obtained from a draft copy of Voyager Environmental Predictions Document" 
issued by the Jet Propulsion Laboratory as  Document SE 003 BB 001-1B28 (1966) and on the environment 
created by solar cycle 1 9  and includes the total of the peak 5 years corresponding to 1957 through 1961. 
This data was compared with the data of the "Solar Proton Manual" issued by NASA as NASA TR-R-169 
(1963) and found to be in reasonable agreement. 
Determination of the proton and electron environment for the transfer phase involved plotting the integral 
orbital flux per day as a function of particule energy and altitude and then using the orbit altitude informa- 
tion of Figure 76 to determine the daily integral flux for several particle energies over each day of the 
transfer phase. Summation of the daily integral fluxes gave the total flux for the various particle energies. 
The data so derived for the proton and electron environments is illustrated in Figure 79. The data base 
for the proton environment is taken from A P 1  and AP3 as discussed in Vol. 1 (Inner Zone Protons and 
Electrons), AP5 of Vol. IV (Low Energy Protons), and AP6 of Vol. V (Inner Belt Protons) of NASA SP-3024. 
Both the proton and electror, data corresponds to zero degree magnetically inclined orbits although the mag- 
netic equator i s  inclined approximately 11 degrees to the earth's equatorial plane. 
Two principal interactions are of concern when these high energy radiations interact with materials: 
ionization and atomic displacement effects. Both effects are  critical to semiconductor operation. It is 
necessary to use the environments defined to determine the resulting ionization and atomic displacement 
doses which accumulate over the 5-year mission. It is  also of interest to determine these doses as  a 
function of shielding. 
Since the principal concern for this mission a re  the effects on semiconductor devices, atomic displacement 
effects are referenced to effects occurring in silicon semiconductors such as transistors. A great amount 
of experimental data exists for atomic displacement effects in semiconductors utilizing neutrons rather than 
charged particles such as protons and electrons. It has become somewhat standard to express the total 
atomic displacement dose in terms of an equivalent dose of 1 MeV neutrons defined such that it creates an 
amount of atomic displacement damage equivalent to the actual environment specified. 
Since evaluation of the effects of the transfer orbit phase on the array indicates that this trajectory results 
in very high radiation doses, only the 5-year orbit phase at synchronous altitude will be considered for 
further shielding analysis. 
Figure 80 shows the total accumulated equivalent 1 MeV neutron dose for the trapped electron dose for the 
5-year synchronous orbit a s  a function of shield thickness. The shielding analysis is carried out utilizing 
standard electron range-energy relationships. Two shielding materials are considered, BeO, since it 
represents a typical material for semiconductor substrates and tantalum since it is  a typical high density 
shielding material. Use  of high density shield material is desired since more shielding can be placed in 
a given volume compared to using a low density material. This will be important in shielding tradeoff 
studies. Figure 80 shows the accumulated equivalent 1 MeV neutron dose for the 5-year solar flare en- 
vironment. Figure 80 presents the total 5-year accumulated equivalent 1 MeV neutron dose for the total 
synchronous environment. Trapped protons have very low energy at this altitude, and do not contribute 
significantly to the atomic displacement damage if a few mils of shielding are  provided. 
Figure 81 shows the corresponding 5-year ionization dose for the electron environment, in terms of RADS 
(silicon), as a fumtion of shielding. Similarly, Figure 81 shows the ionization dose of the 5-year solar 
flare environment. The trapped electron environment represents essentially the total ionization dose for 
the five year mission, a t  least for reasonable shield thicknesses. Trapped protons do not contribute sig- 
nificantly to this dose since they are readily shielded. 
The magnitude of the environment described is such that the principal effects occur in semiconductor 
devices. These discussions will concentrate on semiconductor devices and design approaches to overcome 
these effects. 
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9.1.4 RADIATION EFFECTS ON SEMICONDUCTOR ELECTRONICS 
The main radiation effects on semiconductor electronics, particularly transistors, are  the displacement 
damage effects o r  bulk damage, and the so-called radiation-induced surface effects. The bulk damage 
effect is the disruption of the crystal lattice of the semiconductor material. In transistors, this causes 
a decrease in car r ie r  lifetime in the base region of the device. This effect takes place whether o r  not 
the device is  electrically active. The surface-effects phenomenon, however, is  more predominant when 
a device is under simultaneous electrical stress and exposed to ionizing radiation. This is  due mainly 
to the interaction of the ionized gas (in the hermetically sealed transistor) and ionized surface impurities 
with the semiconductor surface. 
Both effects (bulk and surface) can affect the transistor gain significantly. In addition, the surface effects 
can also alter junction leakage currents considerably. The extent to which device parameters are altered 
for a given radiation dose can depend to a large degree on device construction and initial electrical 
characteristics. 
Each of these effects and how they relate to the present system are  briefly described below. 
9.1.4.1 Ionization Effects 
The absorbed ionizing dose is of concern because of the surface effects damage mechanism in semiconductor 
devices. Ionizing radiation creates electron-ion pairs in the encapsulant gas and passivated surface of semi- 
conductor devices. The mobile charge carr iers  - electrons and ions in the gas and electrons in the passi- 
vation layer - are  redistributed by local electric fields. Redistribution of charge states results in the for- 
mation of fast intersurface states (recombination centers) and a positive charge build-up in the passivation 
layer. These phenomena significantly affect junction leakage current, minority carr ier  transistor gain and 
majority carr ier  transistor threshold voltages. Because of the surface nature of the damage mechanisms, 
the magnitude of change in device characteristics is strongly influenced by surface and/or passivation layer 
contaminants. Since local electric fields play an important role, surface effects damage is most significant 
for powered devices. 
Figure 82 shows surface effects induced gain degradation for a typical minority carr ier  device. Gain de- 
gradation becomes progressively more severe as the collector current is reduced. This characteristic is 
typical of surface effects induced transistor gain degradation. 
structure. Gain degradation much more severe than that indicated by Figure 82 has been observed for un- 
passivated surface devices. Evacuation of the packaging gas will reduce the effect, although it will not 
eliminate it entirely. Figure 83 shows the effect of evacuation on a 2N708 passivated device. 
The 2N708 device is a passivated surface 
Figure 84 shows surface effects leakage current which i s  typical of an integrated circuit isolation junction. 
Passivat d surface discrete devices generally exhibit similar characteristics. 
about 1 0  rads is  attributed to saturation of the radiation induced fast intersurface states. 
The change in slope at  f 
Figure 85 shows a range of MOS FET threshold voltages as a function of radiation dose under worst case 
bias conditions. 
material type and thickness, and contaminants. 
The wide variation in surface effects sensitivity is due to the effects of isolation layer 
9.1.4.2 gyplacement Effects 
The permanent damage effect of the electron and proton environments i s  normally expressed in terms of 
an equivalent 1 MeV neutron fluence. This damage unit provides a measure of the number of crystal lattice 
defects produced in semiconductor structures. These defects act as  carr ier  recombination centers which 
cause a decrease in minority carr ier  lifetime. 
One of the primary manifestations of decreased minority carr ier  lifetime is transistor gain degradation 
which has been estimated from the empirically derived equation: 
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2 T f  t 
where B (8 ) is the degraded current gain 
Bo is the initial current gain 
@ i s  the equivalent 1 MeV neutron fluence 
K is a material dependent damage constant 
i s  the transistor intrinsic gain-bandwidth product ft 
Figure 86 is  a plot of the gain degradation for typical values of gain-bandwidth and initial gain. The 
empirically based data does not give worst-case results and either an appreciable design margin must 
be provided or radiation test data must be acquired. 
9 . 1 . 5  DESIGN CONSIDERATIONS 
9 . 1 . 5 . 1  Ionization Effects 
Based upon the anticipated 5-year synchronous altitude environment and consideration of the typical types 
of candidate semiconductor piece parts, i t  appears that shielding i s  necesszry to minimize possibly severe 
radiation induced surface effects. Low power linear and digital integrated circuits are  re1 atively sensitive 
since they will be utilized in a very low current circuit configuration. The magnitude of radiation induced 
surface effects in very high voltage transistors and SCRs must be determined for the specific devices de- 
veloped. In general, the higher the junction voltage, the more severe the effects, particularly on gain and 
junction leakage current, although this will be very dependent upon semiconductor surface contaminants 
and control of the surface fields. 
Based upon available data, it appears that a reasonable threshold ionizing radiation dose for surface effects 
4 is about 10 RADS and requires radiation shielding equivalent to about 40 mils (1.0 mm) of tantalum, ac- 
cording to Figure 81. 
shielding requirement, if very careful device selection procedures are utilized along with design techniques 
that could make the resultant circuit configuration less sensitive. 
requirements for the linear and digital integrated circuits are particularly sensitive. 
these circuit requirements and the required shielding should be carefully analyzed in the design phase. 
Also additional test data for the particular circuit configurations of interest must be obtained to better de- 
fine the magnitude of the problem. A radiation dose threshold of l o6  RADS is probably an upper limit for 
circuit hardness. According to the environment data presented, this would require a shield thickness 
equivalent to about 20 mils ( 0 . 5  mm) of tantalum. Thus shielding requirements will probably be between 
20 and 40 mils ( 0 . 5  and 1. 0 mm) of equivalent tantalum shielding on each side of the semiconductor chips 
to overcome the potential surface effects problem. This shielding range will also overcome any expected 
atomic displacement damage effects as well. 
This threshold could probably be increased with a corresponding decrease in the 
The low current, low offset and low noise 
Tradeoffs between 
9 . 1 . 5 . 2  Displacement Effects 
Low-frequency transistors such as high-voltage and high power transistors are relatively susceptible to 
displacement damage effects. Since SCR's are essentially two transistors connected in a regenerative 
circuit configuration, they are subject to the same type of damage. Light-emitting diodes and photo transis- 
tors may also be susceptible to this type of damage. 
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From a design viewpoint, i t  is obviously helpful to select devices for maximum gain-bandwidth. 
not a complete solution at  an environmental level on the order of 1 0 l 2  c/cm2, however, since the required 
frequency characteristics may be incompatible with the power o r  breakdown voltage requirements. Design 
derating, that is a circuit design which will accommodate a very low transistor gain, is  an additional con- 
sideration. Shielding is a third design consideration and may in fact be the most practical approach -- 
particularly for those applications wherein device selection and design derating are of marginal value. An 
example of this would be an application which required a 1200 to 1500 volt transistor o r  SCR. 
2 A design dose of 1 0 l 2  equivalent neutrons/cm may induce a considerable degradation in gain in these types 
of devices. Thus, local shielding must be provided to limit accumulated dose to less than 1 0 l 2  equivalent 
2 neutrons/cm . Based upon the shielding data provided, a shield thickness greater than that equivalent to 
a b u t  20 mils (0.5 mm) of tantalum would be required. A shield thickness o the order of 40 mils of tantalum 
would reduce the accumulated dose to a b u t  5 x 101o equivalent neutrons/cm which represents a reasonable 
threshold for displacement damage in the most sensitive devices considered. Thus the shielding range of 
interest is between 20 and 40 mils (0.5 and 1.0 mm) of equivalent tantalum shielding on each side of the semi- 
conductor chips. 
parts selection, circuit design and shield design point-of-view. Additional radiation test data will also be 
required for the more sensitive devices for which little data now exists. 
istors, SCR's and the light emitting diodes and photo transistors in particular. 
This is  
5 
Further design tradeoff studies should be performed to further optimize the design from a 
This includes the high voltage trans- 
9 .1 .6  SUMMARY 
In summary, surface effects in the integrated circuits and high voltage devices and atomic displacement 
effects in low frequency transistors, high voltage SCR's, photo transistors and LED's appear to be the major 
radiation effects problem areas. Table 20 summarizes these effects. Although circuit design techniques 
may be used to reduce the influence of the effects on circuit operation, it appears that radiation shielding 
equivalent to about 20 to 40 mils (0. 5 to 1 . 0  mm) of tantalum will be required. More detailed circuit design 
and shielding tradeoff studies should be performed in order to better optimize the design. Additional experi- 
mental data will also be required on most of the semiconductor devices for the particular circuit configura- 
t ion being considered. 
9.2 PACKAGING CONSIDERATIONS -
9.2.1 GENERAL 
It was the intent of this study to define solar array/electrical configurations capable of performing high 
voltage - high power conditioning integral with the rollout solar array, i. e . ,  electronic components would 
be mounted upon the array Kapton substrate. 
relays, transformers, high voltage capacitors, standard transistor and diode packages which are too bulky 
to be mounted on the thin Kapton substrate which i s  wrapped around the support drum for stowage during 
launch. However, an assessment of packaging requirements and problems relative to implementing the 
circuit functions with microelectronic components was made. The results of this investigation are pre- 
sented in this section. 
This goal precluded use of conventional components such as  
9.2.2 PACKAGING FUNCTIONS AND INTERFACES WITH THE ROLLOUT ARRAY 
The electronic circuit package must perform several functions: (1) provision of a mounting surface for 
components and interconnections, (2) provision of an adequate heat sink to conduct away and radiate dissi- 
pated power, and (3) provision for protection against the potentially damaging charged particle radiation 
environment. Application and extension of existing microelectronic techniques apparently would readily 
achieve the mounting function. 
greater) a re  required to limit semiconductor chip temperatures. The largest single rigid package on the 
referenced GE Rollout Solar Array is the solar cell which i s  2 x 2 cm = 4 cm2 in area. Whereas many 
individual devices (semiconductors and resistors) may be mounted within the equivalent solar cell area, 
the required heat sink area is much greater. 
fective heat sink area much larger than solar cell area. 
However, as shown in Section 9.3 large heat sink areas (64 cm2 and 
Thus, techniques must be investigated for providing an ef- 
The drum radius of curvature limits the dimension 
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of rigid substrates in the direction normal to the drum radius, i. e . ,  the direction of substrates in the 
direction normal to the drum radius, i. e. , the direction of substrate wrap. Thus, it appears that a 
suitably flexible heat sink must be designed to provide the needed area. Radiation effects analyses indi- 
cate that shielding thickness equivalent to 0.040 inches (1.0 mm) of tantalum is required in all directions 
around semiconductor devices. Total package thickness is therefore a minimum of a b u t  0.090 inches 
(25 mm) including a 0.010 inch semiconductor chip, and 0.080 inches of tantalum. The maximum envelope 
thickness of the GE rollout array is 0.055 inches (1.4 mm) which includes cover glass, glass-to-solar- 
cell adhesive, solar cell, cell-to-kapton adhesive, silver interconnector, kapton, and RTV adhesive but- 
ton cushions. Therefore, HVSA electronics packages exceed the envelope thickness of the rollout array. 
Package thickness will be even greater than stated herein because of the semiconductor chip mounting 
substrate (which may include molybdenum or tungsten base upon an alumina substrate), insulation material, 
and the kapton substrate. 
Several possible alternatives have been identified for mounting the electronics. These include: (1) Increas- 
ing the height of the RTV protective buttons from the present 0.040 inches (1 .0  mm) to provide greater 
clearance volume on the backside of the solar cell covered kapton substrate; (2) Providing keyed cut-outs 
in adjacent substrate wraps about drum into which the packages may protrude from their mounting location; 
(3) Locating all electronic packages within the available unused volume of the drum; (4) Locating the elec- 
tronics in the unused "leader area" of the array blanket a t  the tip (or  leading edge member end of the 
blanket) which i s  not wrapped around the drum during stowage. 
9.2.3 MICROELECTRONIC PACKAGING TECHNIQUES 
Two microelectronic packaging techniques can be combined for this application; monolithic and hybrid 
circuit technology. Monolithic circuitry is  restricted to low power applications such as the binary counter 
with integrated circuit gates and counters and the operational amplifier in the regulation switch. 
Many of the remaining circuit functions identified in Section 6, represent HVSA custom designs which can 
use a combination of integrated circuits for low power dissipation functions and discrete semiconductor 
chips (transistors, diodes) and possibly resistors (thick or  thin film) mounted on one o r  more substrates 
for high power dissipation circuit functions; the number of substrates to be determined by considerations 
of parts type and count, power dissipation level, available package volume, interconnection factors, and 
circuit fabrication techniques. 
Several techniques have been used for making electrical connection to semi-conductors including thermo- 
compression bonding, ultrasonic bonding, "flip-chip", and "beam-lead" techniques. Regardless of the 
approach used, the HVSA requires a package capable of dissipating the heat generated within the mounted 
components. 
Flip-chip and beam-lead devices have limited thermal capacity. Conduction of heat through three leads 
of a beam leaded transistor (measuring two o r  three mils wide by 1/2 mil thick each) does not compare 
favorably with the conduction path through the entire twenty o r  thirty mil square mounting surface of the 
back of the transistor chip. 
A possible packaging approach i s  to use semi-conductor chips in a planar interconnection system. Several 
possible approaches to this problem are  outlined. The overall processes to fabricate the complete as- 
semblies must be developed, although many of the individual steps such as  chip bonding, dielectric en- 
capsulation, interconnective plating, flexible printed interconnection tapes and thick and thin film circuit 
fabrication are common practice. 
9.2.3.1 Thick Film Circuit on Ceramic with Chip Semiconductors and Plated Interconnections 
This consists of a ceramic substrate of alumina o r  beryllia to which conductor runs and passive components 
a re  applied by screen printing technology. Semiconductors and other silicon chip devices a r e  next installed 
in precise locations, using beam splitting microscopes o r  other forms of optical tooling. This is required 
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because of the small tolerance available over the entire assembly for mismatch of device terminal pads 
and interconnection circuitry. A dielectric film can then be added over the entire assembly and etched 
away in required interconnect pad locations. Interconnection conductor runs can then be selectively 
plated between the appropriate exposed pads to complete the electrical circuit. A dielectric film coating 
is added to protect the circuit from adverse environment and handling damage. This interconnection 
scheme is illustrated in Figure 87. 
9.2.3.2 Thick Film Circuit on Ceramic Substrate with a Flexible Circuit o r  Tape Interconnection System 
This system, shown in Figure 88, i s  similar to the previous configuration except that the interconnection 
circuit could be prepared before final assembly. Final assembly requires only the mechanical registra- 
tion and assembly of the interconnecting tape and electrical connection of the appropriate conductor term- 
inals to device pads. This approach has the advantage of minimizing the amount of processing and handling 
involved by the semiconductors, which usually are  the most sensitive components within the assembly. A 
disadvantage is the tendency of the flexible printed circuit to wrinkle, shifting the position of the intercon- 
nection pads with respect to each other, thus complicating the problem of device location and orientation. 
9.2.3.3 Thin Film Interconnection System Utilizing a 1 Mil Kapton as  a Base Material 
Passive components and conductor runs can be deposited on a kapton film using thin film technologies as  
shown in Figure 89. Semiconductor chips and other devices can then be installed and a dielectric film 
bonded over the entire surface. Pad areas where electrical connections must be made can then be etched 
away, and an interconnecting conductor pattern can be added by plating. A final protective insulation 
layer completes the assembly. A modification of the configuration in Figure 89 above would be necessary 
to provide a thermal path for high heat dissipating semiconductors. This can be done by mounting these 
devices on individual ceramic substrates to provide a thermal conducting path radially outward from the 
device. 
9.3 MICROELECTRONICS PACKAGE WEIGHT CALCULATIONS - 
9.3.1 GENERAL 
Microelectronics package weight was calculated for each array mounted circuit function identified in the 
Functional Block Diagram Typical HVSA Building Block, Section 6, Selected System. Figure 90 identifies 
the package model employed in the weight calculations. This section describes the assumptions made in 
the weight analyses and presents for each circuit function all component types, parts counts, total weight 
and heat sink area.  
9.3.2 ASSUMPTIONS 
All circuit components, including semiconductor chips and resistors, are bonded to a thermally conductive 
alumina substrate (0.010 inches = 0.0254 cm thick) which functions as  a local heat sink. Radiation shield- 
ing is provided by tantalum shielding of 0.040 inches (0.102 cm) minimum thickness surrounding each 
resistor. Additional shielding provided by the molybdenum o r  tungsten mounting substrate for semiconduc- 
tor chips, insulation, kapton blanket, solar cells, adhesives, cover glass, and heat sink has not been con- 
sidered, but will permit a reduction in tantalum thickness and retain the required total effective shielding. 
Total package dimensions will increase, however, with the accounting for lower density materials than 
tantalum. 
The required tantalum shielding dimensions were defined in Section 9.1. Required alumina substrate area 
must simultaneously satisfy two criteria: 
1. Semiconductor junction temperature shall be limited to a specified maximum value under worst 
case power dissipation conditions. The curves in Section 4, Environment Considerations, pre- 
sents a worst case estimate of microelectronics substrate temperature as a function of power 
dissipation in the chip and substrate area. Power dissipation within each circuit function is used 
to determine substrate heat sink area for a specified limit temperature. A limit temperature of 
12OoC (393 Ii) was used except for 2 cases described in the following section. 0 
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2. The substrate area must support all mounted components and interconnections. For circuit 
functions with many components and low heat sinking area requirements the high parts count 
determines mounting area. 
The following material densities were employed in the weight calculations : 
3 Grams/cm 3 Material Density Pounds/In 
Tantalum 0.60 16.6 
Silicon 0.087 2. 7 
Resistor (cermet) 0.60 16.6 
Alumina 0.134 3.7 
Semiconductor chip dimensions used were for the specific transistor type identified. Where the specific 
device remains to be developed, dimensions were estimated based on existing similar devices. Resistor 
dimensions were estimated to be 0.150 inches (0.380 cm) by 0.150 inches (0.380 cm) and 0.005 inches 
(0.0127 cm) thick. 
9.3.3 RESULTS 
Results of the calculations a re  shown in Table 21. Because the semiconductor load switch has not been 
developed and represents a major departure from existing device technology, it is difficult to estimate 
dimensions and dissipation (forward and leakage). Based upon the device survey conducted in this study, 
chip dimensions have been assumed and total weight including shielding determined. Load switch weight 
(8 amp switch) is  0.086 pounds = 39.1 grams. The Load Return/Array ground switch weight is  0.11 
pounds = 50.0 grams. Both switches include many parts but heat sink substrate area is  determined by 
leakage dissipation which is estimated between 16 and 300 watts per SCR chip. 
Bypass diode weight includes the weight of a 0.0105 inch (0.27 mm) thick by 0.090 inch (2.3 mm) 
diameter device manufactured by Solitrode Devices and silver interconnection tabs to the solar cells. 
Shielding is provided by the tabs (top and bottom), insulation, solder, metallization on the diode chip, 
adjacent solar cells and the kapton blanket. A minimal amount of shielding is anticipated to limit leakage 
current increases due to radiation. 
9.4 DEVICE SURVEY 
9.4.1 DEVICE REQUIREMENTS 
Analyses of load switching and grounding requirements have identified requirements for a 16 K v, 8 
ampere (maximum) semiconductor switch. Array reconfiguration via stacking switches and regulation 
switches assumes availability of 1500 volt transistors; devices up to 1400 volts are  marketed. Isolation 
between the high voltage array and spacecraft (or array) signal circuits shall be accomplished with an 
"assembly" consisting of a !'light emitting diode - fiber optics - and a photosensitive transistor" referred 
to herein as a "high voltage signal coupler". A survey of leading device manufacturers was conducted 
to ascertain feasibility, development risk, technical response, and cost of development. 
were requested in response to the specifications o r  "design goals" presented in Tables 22, 23, and 24. 
Proposals 
9.4.2 SURVEY RESULTS 
Manufacturer responses are presented in Tables 25, 26, and 27. Although 16 IC v SCR feasibility is 
considered unlikely by one vendor, affirmative responses from two sources suggest a phased development 
effort which initially explores feasibility. 
possible is  0.1 inch (2.5 mm) which exceeds available void volume on the array substrate; (2) resistivity 
Other device problems include: (1) minimum chip thickness 
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required to achieve high voltage capability is  1500 ohm-centimeters; this material has been made but is 
not readily available; (3) leakage current increases with temperature and above 100°C (373'K) thermal 
runaway is a problem; large heat sinks are required to limit device temperature. 
Present industrial SCR applications a re  limited to 2 K v  devices; power generation systems employ 
stacked 2 Kv devices to obtain hundreds of kilovolts. The highest rated SCR is 10 P v reported by a 
Japanese company, but no samples o r  supporting data is available to substantiate the claim. 
Attainment of a 1500 volt transistor requires little or  no development since 1400 volt rated units a re  
now available. Requirements for a 1 volt saturation drop and an hfe of 1 0  may require the major share 
of the development effort. 
Two bids were received to develop a high voltage signal coupler. Company H quoted $50, 000 to develop 
a high voltage isolation switch with an additional $50 per device delivered from the development effort. 
No supporting discussion was supplied. Company I responded with a 6 month $ 25,000 effort to develop 
12 units and states that because of the thickness restrictions, and high voltage isolation requirements, 
new wafer and package concepts a re  needed. The major problem is the method of making permanent 
electrical contact to the emitter and sensor semiconductor wafers. Device dimensions may be up to 
0.060 inch depending upon the contact technique. Company I believes there should be no problem meeting 
a requirement of 1 nanoampere maximum leakage current a t  a 16  Kv potential difference but measure- 
ments are  difficult to perform because of extraneous sources of leakage current. 
Catalog, low voltage, light coupled emitter-receivers are available but do not meet essential HVSA re- 
quirements. Catalog devices from Monsanto have a 2500 volt isolation rating and exceed dimensional 
limitations. Texas Instruments had manufactured light coupled devices for ayear and markets the 
TIXLl02 and 103, but these a re  limited in voltage rating and exceed dimensional requirements. Hewlett 
Packard catalog data includes two devices, the H P  5082-4309 and H P  5082-4303, rated a t  50 K v  and 20 
Kv respectively. Development would be required to increase signal level capability and reduce dimensions 
to meet HVSA requirements. Other applications of high-voltage light-coupled isolators have been described 
in the literature for voltages of 100 Kv o r  more (Electronic Products, June 1968 and EDN, February 1970). 
9.4.3 DISCUSSION 
Development of the SCR appears to be the major device problem. Minimal transistor development is 
necessary. 
and electrical connections. Array packaging constraints will dictate and closely control signal coupler 
design. 
The high voltage signal coupler requires development centered about techniques of packaging 
9.5 OPERATIONAL DESCRIPTION OF HVSA 
9.5.1 GENERAL 
This section describes a representative sequence of commands required to accommodate each of the 
various operational modes of the HVSA. The commands are  those described in Section 5.2; execution 
of the commands is performed by the circuit functions described in Section 6. In some cases, alternate 
command sequences a re  possible with the selected building block electrical configuration. Specific load 
characteristics and restraints will of course govern the command sequences and may require design 
features other than what has been considered in this feasibility study. 
9.5.2 COMMAND SEQUENCES 
9.5.2.1 Emergence from Earth Shadoy- 
This sequence assumes that all loads have been previously disconnected and that the regulation counters 
are in any arbitrary state. The sequence is: 
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1. Provide "Array Short" command to all building blocks. 
ECLIPSE 
SUNLIGHT 
2.  Provide "Series Connect" commands to appropriate stacking switches to 
achieve desired building block series-parallel configuration. 
3. Provide 2047 "down-count" signals to each 11-switch building block to ensure 
that all regulation switches are in shorted position. 
4. Provide a pre-determined number of "up-count" signals to each building block 
to establish a regulation switch configuration corresponding to desired build- 
ing block output voltage. * 
5. Provide "Load Return/Array Ground Switch ON" command to establish HVSA 
reference point. 
6. Remove "Array Short" commands to allow all building blocks to supply a no- 
load voltage when the solar array temperature has reached at least - 55OC 
(218'K). 
7. Provide appropriate "Load Switch ON" commands to SCR circuits in load 
switches. 
8. Provide normal "up-count" o r  "down-count" regulation signals to each building 
block based on remote load voltage sensing. 
9 . 5 . 2 . 2  w a d  Connect 
Af te r  regulated voltage has been obtained from the appropriately-configured solar array, as described 
in the previous paragraph, individual loads are  connected by providing the "Load Switch ON" command 
for each load. 
9 . 5 . 2 . 3  Load Disconnect 
This sequence assumes that loads a r e  connected and voltage regulation has been maintained: 
1. Provide "Array Short" commands simultaneously to all building blocks supplying power to the 
load which is to be disconnected. ** 
2. Remove "Load Switch ON" command, which removes drive power from load switch SCR's. 
3. Provide "Load Switch OFF" command, which turns off series transistors in load switch, en- 
suring SCR cutoff. 
*The n u m b r  of up-count signals can be (1) determined bv prior experience o r  calculation, (2) zero if it 
is desired to connect the load to nominally low voltage, o r  (3) provided after steps 5 and 6 above, and based 
on temporarily sensing voltage at the array side of the load switch until the load is connected 
possibility would require a switchable voltage sensing function. 
The last 
**If building blocks are  common to more than one load, it is  necessary to also short the non-common 
building blocks in the other load(s) while the one load is being disconnected. 
mized System No. 2, the four 1 Kv, 1.  75 A blocks supply current to the 3 . 5  Xv, 5 K v  and the 11 E v  
loads. If i t  is  desired to disconnect only the 5 K v  load (with load switch S2), the six 1 Kv, 0 . 5  A blocks 
and the 1. 5 Kv, 1A block must also be shorted to protect against a possibly damaging low voltage con- 
dition on the 11 Kv load. Af te r  the 5 K v  load has been disconnected, both the 3 . 5  Kv and the 11 K v  loads 
must also be disconnected, then the array short commands removed, blocks again brough up to regulated 
voltage, a t  which time the 3 . 5  Kv and 11 K v  loads may be connected again. 
For example, in the opti- 
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9.5.2.4 Entering Earth Shadow 
To ensure that a possibly damaging, slowly decreasing load voltage condition does not occur as the space- 
craft enters the penumbra, the loads must be disconnected while full solar array power is  still available 
near the end of the illuminated portion of the orbit period. The following sequence applies: 
1. Provide "Array Short" commands simultaneously to all building blocks. 
2. Removal all "Load Switch ON" commands. 
3. Provide "Load Switch OFF" commands. 
SUNLIGHT 
ECLIPSE 
4. "Series Connect", "Load Return/Array Ground ON", and "Array Short" 
commands (in sequence) may be removed a t  this time if desired. 
9.5.2.5 HVSA Reconfiguration 
Reconfiguration of the HVSA building blocks into a different series-parallel arrangement can be done upon 
emerging from eclipse, in which case the command sequence of paragraph 9.5.2.1) applies, o r  a t  any other 
time in the illuminated portion of the orbit. The following sequence for reconfiguration assumes that loads 
are being supplied in one configuration and i t  is  desired to reconfigure: 
1. Provide "Array Short" commands simultaneously to all building blocks. 
2. 
3.  
4. 
5 .  
6. 
7 .  
Remove all "Load Switch ON" commands. 
Provide "Load Switch OFF '  commands to all loads. 
Remove all "Series Connect" commands. 
Remove "Load Return/Array Ground ON" command. 
Provide "Load Return/Array Ground OFF" command. 
Follow command sequence 2 through 8 in paragraph 9.5.2.1. 
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Table 21. Microelectronic Package Characteristics 
POWER a COMPONENT C O U N T S ~   WEIGHT^ SUBSTRAZE 
CIRCUIT FUNCTION DISSIPATED SEMICONDUCTORS RESISTORS POUNDS GRAMS AREA-cm 
1. Binary Counter 1.2 
2. Fail-safe Logic 
(Quad) 0.76 
3. Quad LED High 
Voltage 0.4 
Signal Coupler 
4. Quad Regulation 5.0 
Shorting Switch 
5. Blocking Diodes 
(Quad) 3.5 
6. Parallel Coupling 16.0 
7. Array Shorting Quad 5.4 
Diodes (1 Quad) 
Switch & Drivers 
8. Quad Stacking 
Switch 16.0 
And Drivers 
NSC-DM 7563, - 
(3)  
T.I. 5400(3) 
2N930( 4) 8 
1N649 (4) 
LED (4) 
Phototransistor(4) 0 
Fiber Optics (4) 
2N1711 (8) 
2N5151(4) 20 
1C-741 (4) 
High Voltage 0 
Diodes (4) 
High Voltage 0 
Diodes (4) 
8 Amp Transistor(4) 20 
2N2880( 4) 
2N1711 (8) 
2N2907 (4) 
8 Amp Transistor(4) 20 
2N2880 (4) 
2N1711 (8) 
2N2907 (4) 
0.0078 
0.015 
0.0057 
0.043 
0.017 
0.030 
0.059 
0.059 
3.5 1.0 e 
6.8 6.0 e 
2.6 4.0 e 
19.5 16 e 
7.7 8.0 
13.6 64 
26.7 64 e 
26.7 64 
a. 
b. Total parts count for the associated c h c u i t  function. Semiconductor parts count i n  ( ). 
c. 
d .  Total substrate area for the associated circuit  function. 
e. Area determined by parts count. 
f .  Area determined by dissipation requirements. 
g. Heat sink area limits temperature to  +150°C (423'K). 
limit b u t  a more sophisticated thermal model is required. 
Values represent maximum power dissipated w i t h i n  the "Circuit Function." 
Total weight for  the associated circuit  function. 
A larger heat s i n k  is required for a +120°C (393OK) 
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Table 22. SCR High Voltage Switching Devices (Chips) Design Goals 
Parameters  
I 
Forward Blocking Voltage - Volts 
Forward Current - Amperes 
Forward Voltage - Volts 
Reverse Blocking Voltqge - Volts 
Reverse Leakage Current - u A (at Min. V 
Forward Blocking Leakage Current - u A (at Min. VFB) 
Holding Current 
dI/dT Amperes/Second 
dV/dT Volts/Second 
Chip Thickness - inches 
Chip Diameter - inches 
Non-operating Ambient Temperature 
Operating Ambient Temperature 
Thermal Cycles - (1,100) 
RB) 
16, 000, Min. 
1)  0 to 0.250 
3) 0 to 8.0 
2) o t o 2 . 0  
Preferred: 5, Max. 
Acceptable: 10, Max. 
8, 000, Min. 
100, Max. 
100, Max. 
No Specification 
1 o6 
1 o6 
0.040, Max. 
0.75, Max. 
-170OC to +83OC 
-55OC to +83OC 
-17OoC to +83OC t9 
-17OoC 
8.000, Min. 
Same 
Same 
Same 
Same 
Same 
16, 000, Min. 
Same 
Same 
Same 
Same 
Same 
Same 
Same 
Same 
Same 
Smne 
NOTES: 1) Values shown a r e  actual circuit design values without benefit of derating. 
2) Devices must be a single chip design. 
Table 23. High Voltage Transistor (Chip) Design Goals 
Parameters 
'CEX 
ICEX 
HFE. (I  = E A )  C 
vCE (sat), (I C =SIB) 
Chip Thickness 
Chip Diameter/Lepgth/Width 
Non-operating Ambient Temperature 
operating Ambient Temperature 
Thermal Cycles - (1. 100) 
Value 
1.500 V. Minimum 
100 uA. Maximum 
10, Minimum 
1. V. Maximum 
0.040 inch, Maximum 
0.500 inch, Maximum 
-170 to +83OC 
-55 to +a0c 
-170'C to +moC to -170'C 
NOTES: 1) Values shown a r e  actual circuit  design values without benefit 
of derating. 
2) Transistor must be a single chip design. 
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Table 24. High Voltage Signal Coupler Design Goals 
OUTPUT CHARACTERISTICS 
"0" State: Breakdown voltage - 30 V minimum 
Leakage current (at ~ooOC), - I/IOOO maximum 
VON - 5 V, maximum 
ION - 10 ma, maximum 
"1" State: 
Output Rise/Fall Times - 5 psec. maximum 
Output/Input Current Gain 0 0.5, minimum 
Input Power - 100 mW, maximum 
Input to Output Voltage Difference(*) - 2 16, 000 V, minimum 
Input to Output Leakage Current at 2 16,000 volts difference(*) - 1 nanoamp, maximum 
Mechanical: 
height: 0.040 inch, maximum 
width : 0.75 inch, maximum 
length': 12  inches, maximum 
Temperature: 
storage -170 to + 100°C 
operate -55 to + 85OC 
Thermal Cycles - (1,100) -17OoC to +85OC 
Life - 5 years, deep space 
o -170OC 
(*) These a re  application stresses and proper derating will require higher device capabilities. 
ITEM 
DEVICE F E A S I B I L I T Y  
STATE OF THE ART 
VOLTAGE AVAILABLE 
THICKNESS 
SUB STRAT E 
COST $ 
Table 25. SCR Survey Results 
V E N D O R  
A B C 
NO YES YES 
NO NO NO 
- 1300 2000 
0.100 in. 0.040 in. 
( 2 . 5  mm) (1.0 mm) 
MOLY 3 
TUNGSTEN 
1 3 5  K 20 K 
D 
? 
NO 
5 0 0 9  
0.100 i n .  
( 2 . 5  mm) 
MOLY, 
TUNGSTEN 
NO B I D  145 
Table 26. Transistor Survey Results 
ITEM 
V E N D O R  
G - F - E - 
DEVICE F E A S I B I L I T Y  YES YES YES 
STATE OF THE ART YES YES YES 
VOLTAGE AVAILABLE 1000 1000 1400 
SUBSTRATE MOLY 
COST $ 6.5 K 74 K NO B I D  
Table 27. High Voltage Signal Coupler 
HEWLETT 
ITEM H I PACKARD * 
DEVICE F E A S I B I L I T Y  YES YES YES 
STATE OF THE ART YES YES YES 
VOLTAGE AVAILABLE 2500 5000 50,000 
TH I C  KNESS 0.060 inches 0.450 inches , 
(1.5 mm) (11.4 mm) 
COST $ 50 K 25 K 0.130 K 
* - Catalog Data 
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Figure 78. Solar Flare Omnidirectional Proton Integral Energy Spectra 
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Figure 87. Thick Film Hybrid and Plated Interconnections 
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Figure 88. Thick Film Hybrid and Tape Interconnections 
8 
\ 
(NOT 70 SC 
Figure 89. Thin Film Hybrid-Plated Interconnections 
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MICROCIRCUIT MODEL. FOR HEIGHT CALCULATIONS 
Tantalum Shielding - .040" reduces ionizing dose to &ln 4 rads and b u l k  
danlage dose t o  5 x 10" eauivalent  neutrons. 
Alumina Substrate  - Sized: t o  l i m i t  j anc t ion  temnerature t o  120°C, and t o  
'Iount ch ios ,  r e s i s t o r s ,  interconnects  
Figure 90. Mic roc i r cu i t  Model f o r  Weight Calculations 
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SECTION 1 0  
PROBLEMS 
10.1 GENERAL 
A requirement of this study was to identify and define problems associated with the design, fabrication, 
and test of HVSA electrical configurations and to define future effort required to provide problem 
solution. This section provides discussions in response to these requirements. Section 11 , which 
follows , will provide a comprehensive description of recommended future effort. 
10.2 PROBLEMS 
10.2.1 RADIATION DAMAGE IN THE TRANSFER ORBIT: 
Section 4, Environment Considerations , presents calculations which show the severe radiation induced 
performance degradation of the HVSA in a defined transfer orbit from 100 nautical miles to synchronous' 
altitude. An additional 70% array area is required to compensate for this degradation, but array sizing 
and weight calculations have omitted this muse of array degradation. It was assumed, for this program, 
that additional systems - oriented analyses were needed to assess the impact of radiation damage, 
Similarly, the degradation of semiconductor components would also be severe and these effects too 
were omitted from consideration. Impact of radiation effects can be lessened by 1) using increased 
shielding for solar cells and electronics, 2) partial array deployment to satisfy transfer orbit power 
needs while providing shielding for the remainder of the stowed array, and 3)  modification of the trans- 
fer orbit to raise the parking orbit, reduce transfer time, etc., or  a combination of these approaches. 
The optimum approach-can only be ascertained via the aforementioned systems level tradeoffs. Since 
these tradeoffs were obviously beyond the scope of this study, and the subject performance penalties 
severe and of little consequence to the basic study objectives, the impact of the transfer orbit environ- 
rnentupon the HVSA has been identified as a major problem requiring further analyses. 
10.2.2 RADIATION DAMAGE TO SEMICONDUCTORS 
There exists a lack of radiation effects (surface and bulk damage) data for the selected HVSA semi- 
conductor components, as discussed in Section 9.1, Radiation Environment and Effects Predictions. 
Data is required for each semiconductor type as an unpackaged chip, i. e. , removed from its conventional 
protective container. Furthermore, new devices to be developed for the HVSA must also be character- 
ized in the anticipated radiation environment at synchronous altitudes. Data is required to perform 
circuit analyses and design, to conduct accurate circuit package designs and prepare weight estimates. 
Also, auxiliary array power requirements and area a r e  influenced by the amount of beta (gain) degrada- 
tion permitted at the end of 5 years. 
10.2.3 
The analyses of Section 9.1 have indicated the need for approximately 0.040 inches (1.0 mm) of tantalum 
shielding in all directions surrounding each semiconductor device. Shielding accounts for about two- 
thirds of electronic package weight and package dimensions. Reduction in the amount of shielding re- 
quired can produce significant percentage savings in weight and thickness. The discussions in Section 
9.2, Packaging Considerations, indicate that package thickness is a major obstacle to achieving a solar 
array substrate with integral power conditioning. Therefore, alternate techniques of minimizing radia- 
tion damage impact on HVSA design should be considered. These include circuit designs which permit 
parameter degradation at the expense of additional circuitry and drive power (array penalty), and new 
semiconductor devices with radiation resistant properties. However, emphasizing device radiation 
resistance may compromise basic device design parameters. The optimum approach to design for 
minimum radiation effects must be determined for the HVSA application. 
MINIMIZATION OF RADIATION DAMAGE EFFECTS 
10.2.4 THERMAL CYCLING ENVIRONMENT 
The HVSA will experience 450 thermal cycles in 5 years at synchronous altitudes and an additional 
585 cycles during the assumed transfer orbit trajectory. Thermal cycling is a major potential cause 
of solar cell array failure. However, conventional solar arrays, i. e. , of relatively heavy weight 
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2 2 1 . 0  pound/ft (4.9 kilograms/m ) design, have been designed to withstand extended thermal cycling as 
proved by successful in-orbit performance of many spacecraft. These successes were achieved after 
extensive solar cell assembly development and test programs whcih determined the proper combination 
of solar cell interconnect material and geometry, adhesive systems for module and glass bonding, and 
processes and techniques of soldering and bonding solar cell modules to the array substrate. Similar 
design and assembly techniques have been applied to the various rollout and other lightweight arrays 
developed in recent years, but these have not generally received extended cycling tests. The combination 
of rollout array properties and the typical HVSA mission specified, produce a severe set of thermal 
cycling conditions, 
For example, the low thermal mass of theHVSA, of 0.2 pounds/foot (0.98 kilograms/m ), results in 
a high rate of temperature change: about 0.55 K/second upon array emergence from the earth's shadow. 
The low thermal mass and long eclipse period at synchronous altitude result in a very low end-of-eclipse 
temperature of -173OC (+10O0K). Corresponding characteristics for Nimbus arrays were 5OC/minute 
(0. OG0K/sec) and -52OC (+221oK) for a lower altitude orbit having a shorter eclipse period. The maxi- 
mum HVSA temperature predicted is +54OC (+327OK) for the solar cells and approximately +120°C 
(+393'K) for high power dissipating semiconductors. These high temperature limits a r e  equivalent to 
those experienced on previous spacecraft. 
2 2 
0 
In summary, the rates of temperature change, low temperatures, and temperature range represent a 
severe challenge to the mechanical integrity of the HVSA solar modules and electronics packages over 
the anticipated 1035 thermal cycles. A development program is necessary to demonstrate the ability 
of the solar cells, electronic components, and hybrid metal/substrate and adhesive systems to success- 
fully withstand the thermal cycling environment, 
Facilities required for this program include conventional illuminators for solar cell testing, and thermal 
vacuum chambers equipped with heaters and liquid nitrogen cooling systems to thermally cycle the 
solar array test specimens. 
10.2.5 
It was the goal of this study to identify and justify the need for new devices and to provide justification 
that development is feasible. 
NEW OR MODIFIED DEVICES REQUIRED 
Requirements for 4 new o r  modified electronic devices have been identified in this study and discussed 
in Section 5, Detailed Technical Analysis and Section 9.4, Device Survey. The survey results indicate 
that high voltage SCR feasibility is questioned, but two vendors believe development is possible. The 
high voltage (1500 volt) transistor requires some development effort, but may become available in any 
event if spurred by TV industry needs. Responsive quotes for the "high voltage signal" coupler from 
two sources and availability of high-voltage (but, low output signal strength) catalog devices from 
another, provides confidence that packaging and electrical connection problems can be solved with a 
modest development effort. 
In Section 11, Future Effort, a phased SCR development program is recommended, with the initial effort 
limited to determine device feasibility. However, many other problems exist with a high voltage SCR. 
These a re  discussed in Section 10.2.6. 
10.2.6 LOAD SWITCH PROBLEMS 
High voltage switches a r e  required to apply and remove power from spacecraft loads and to make/break 
ground connections. Implementation with a 16  Kv semiconductor device located on the HVSA substrate 
introduces significant device and design problems. 
10.2.6.1 Packaging 
A 16 Kv SCR has a minimum thickness of 0.100 inches (2.5 mm), which does not include heat sinking and 
shielding, and therefore exceeds available package volume on the substrate by a significant margin. 
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0 10.2.6.2 Thermal 
Leakage current increases with area and temperature. Above +lOO°C (+373 K) leakage is particularly 
severe and thermal runaway is a problem. Device manufacturers indicate leakage currents may be 
0.020 amperes when blocking 16 Kv. Leakage dissipation of up to 320 watts requires very large heat 
sink areas. Resulting heat sink package requirements may be incompatible with HVSA mounting. 
Forward dissipation may also be high: a 1 0  volt drop, presently estimated, produces 80 watts under 
an 8 ampere load. 
10.2.6.3 Material 
High voltage capability requires use of high base resistivity (1500 ohm-cm) material, which has been 
made , but is not readily available and for which there is little experience. Long lead procurement 
cycles are  expected and special processing will be required to maintain resistivity and lifetime. 
10.2.6.4 Device Physics 
Device feasibility was discounted by one vendor. The major problem is to achieve a high-voltage 
capability. Present devices a re  limited to 5 Kv. 
10.2.7 
Binary counter/regulation switch operation produces a net one solar cell equivalent voltage change 
for each up o r  down count signal to the counter. However, as discussed in Section 5.2, Power 
Conditioning, large positive o r  negative voltage transients can occur during switch operation intervals, 
because the swtiches do not open and close simultaneously. The concept presented provides for 
negative-going (reduced voltage) spikes, but this may be unacceptable for many load types. 
VOLTAGE SPIKES PRODUCED BY REGULATION SWITCH ACTION 
A practical solution uses filtering at the input to susceptible loads. In addition, the impact upon tran- 
sient magnitude of solar cell-to-array shielding capacitance and individual solar cell capacitance must 
be ascertained. 
10.2.8 
Heat sink area requirements a re  established in Section 4, Environment Considerations, based upon the 
Thermal Model developed in Appendix A. In general, two analytical/design problenis exist: (1) An 
accurate heat sink analytical model including all electronic package elements must be developed to 
calculate device temperatures because the model presented is accurate only for small, circular, heat 
sink areas. The model should also include the specific geometry and materials used in the electronics 
package with laboratory derived data for temperature gradients (OK/watt)across interfaces (chip-to- 
substrate metallic bonds, cell-to-adhesive bonds etc. ). (2) Large heat sink areas, many times the area 
of the largest cells (2 x 10 cm) will be required; (some heat sinks may exceed 64 cm2 in area). Heat 
sink designs compatible with roll-up array packaging restrictions and capable of limiting device tem- 
peratures to safe values must be designed, fabricated, and tested. 
POWER DISSIPATION IN ELECTRONIC CIRCUITS 
0 0 
10.2.9 DEVICE CHARACTERIZATION VERSUS TEMPERATURE 
Little data is available describing solar cell performance at temperatures between 0 C (+273 K) and 
-173OC (+looOK). At temperatures below -55OC (+218OK)*, where regulated power is not required, 
solar cell parameters a r e  needed to determine the maximum rate of voltage change with time after 
emergence from the earth's shadow, because of SCR susceptibility to turn on by rapid dv/dt; and to 
calculate power available for the array shorting switch which must operate to limit maximum available 
array open circuit voltage during the warmup transient. Data is required to determine auxiliary 
array power available for power conditioning and array switching functions and main array power to supply 
spacecraft loads. 
* A study ground rule was that load voltage regulation is not required when HVSA temperature 
is below -55OC (+218OK). 
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Virtually no data is available for electronic devices at temperatures below -55 C (+218 K). Although 
regulation is not required below this lower limit the array shorting switches must operate (remain 
closed), and high voltage signal couplers must provide drive signals to the shorting switches, and all 
components must survive the temperature excursion. Characterization of essential device parameters 
below -55OC is a requirement, unless the affected functions a re  located in a warmer thermal environment. 
10.2.10 INTEGRATION OF ELECTRONICS PACKAGES WITH THE ROLLUP-ARRAY 
As discussed in Section 9.4, Packaging Considerations, electronics package thickness and area require- 
ments introduce potential mechanical interface problems with the HVSA. The optimum packaging ap- 
proach must be determined - it will, of course, depend upon results of the "High Voltage Solar Array 
Study1' (Reference 6), required component radiation shielding, dimensions of the new device(s) developed 
for the HVSA, heat sink area requirements, and mechanical constraints imposed by the rollup solar 
array. 
10.2.11 FAILURE-RATE DATA REQUIREMENTS 
Reliability estimates have been performed using available failure rate data for solar cells and electronic 
components. However, these data a re  not based upon the complete HVSA environment which includes: 
(1) operating temperature range from about +12OoC (+393'K) to -173OC (+lOO°K), (2) thermal cycling: 
450 cycles between +120OC (+393'K) and -173OK (+10O0K) in 5 years at synchronous altitude plus 580 
thermal cycles accumulated in the transfer orbit, and (3) device and materials operation under high 
voltage stress conditions for extended periods. Accurate reliability predictions with high confidence 
levels require generation of component performance data under the aforementioned conditions. 
10.2.12 SOLAR ARRAY TEMPERATURE PREDICTIONS 
Many factors influence HVSA temperature, but two have had significant effects upon the study results 
and require further consideration. 
Microelectronic substrate temperatures and heat sink areas presented in Section 4, Environment 
Considerations, are  based upon a HVSA ambient (steady state) temperature of +83OC (+356OK), which is 
the maximum array temperature in the 100 nautical mile (185 Km) orbit and the defined hypothetical 
mission. Increasing the parking orbit altitude lowers maximum HVSA and microelectronics tempera- 
tures, and permits reductions in heat sink area requirements. This impact of packing orbit altitude 
must be considered in subsequent studies. 
HVSA temperature depends, in part, upon kapton emissivity (E) and solar abosrptivity (a) .  The range 
of the reported values of E is 0.65 to 0.89, corresponding to a 12OC (+12'K) span in steady state array 
temperature and a 6%span in power output. 
Furthermore. a literature survey indicates a paucity of a! and E data for kapton. Measurement tech- 
niques, types of samples measured, and calculation methods vary considerably among the experimenters 
and may obscure the real dependency of E on thickness, temperature, and backing material. Future 
programs should include measurements of carefully selected kapton/adhesive/solar cell assemblies 
to provide statistical confidence for a and E. 
10.2.13 
Operation of the HVSA in the space plasma environment was  the subject of a parallel study conducted 
by NASA-Lewis Research Center (Reference 6). No problems were identified in this study due to the 
presence of the space plasma. 
OPERATION IN SPACE PLASMA ENVIRONMENT 
10.2.14 
Differences in current-voltage (I-V) characteristics of solar cells within building block binary sections 
results in deviations from pure binary boltage increments upon controlled regulation switch operation. 
Differences in I-V curves can be minimized by cell matching and paralleling many solar cells (to obtain 
desired building block current) to achieve "averagingf1 benefits. However, some initial differences 
EFFECT OF SOLAR CELL MISMATCH ON BINARY REGULATION 
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will exist and may be accentuated if radiation damage produces additional variations in I-V curve shapes. 
Should analyses indicate that differences in I-V curves are significant, measurements of solar cell 
characteristics versus radiation close will be required to provide statistical information describing 
curve shape variations. 
Open circuited solar cells, caused ly interconnection tab failures cause similar, but more pronounced 
voltage deviations from pure binary operation. Loss of an individual cell results in a lower operating 
voltage for the remaining parallel cells which a re  each forced to carry a larger percentage of load 
current. The impact is greatest for a reference cell failure and in the lower binary sections where 
each failure is a larger percentage of the total number of cells. The solution which minimizes open 
circuit impact on binary regulation is the use of additional parallel solar cells for all reference cells 
and in lower binary sections. The penalty is small because relatively few cells are involved. Analysis 
is needed to determine percent reduction deviation from pure binary voltage changes versus additional 
protection provided. 
10.2.15 CAPACITIVE EFFECTS 
There a re  several sources of capacitance on the HVSA which may affect circuit and device performance. 
Sources include solar cell capacitance, capacitance between the metallic radiation shields and electrical 
conductors, and stray capacitance of circuit elements. The stored energy of these capacitors may 
produce high rate discharges when regulation, stacking, shorting, and load switches a r e  closed. Stored 
energy is proportional to the voltage squared (V2) and relatively small capacitors may deliver large 
quantities of energy because of the available high voltage levels. Additionally, the contribution, if any, 
of space plasma to capacitor charging must be considered. 
10.2.16 OPERATIONAL PROBLEMS 
A potential operational problem exists with the procedure for establishing regulated building block output 
voltage after spacecraft emergence from eclipse when array voltage is changing and all loads a re  dis- 
connected: A basic requirement exists to provide regulated voltage, but with the condition of all loads 
removed the closed loop feedback network which normally provides voltage sensing and adjustment is 
open and there is uncertainty concerning the instantaneous supply voltage immediately after load switch 
closure. Several techniques of pre-setting load voltage have been discussed in Section 9.5, Operational 
Sequences. New techniques may be needed for eliminating o r  reducing initial voltage deviations depending 
on the sensitivity characteristics of specific loads. 
10.2.17 
Reliability calculations, Section 8, demonstrate system reliability is limited by the binary counter. 
The selected system does not provide redundant counters because in general normal regulation in a 
series string of building blocks can still be achieved with one failed counter. However, the most 
desirable technique may be to provide redundancy via a majority voting scheme employing 3 o r  more 
counters. Diode-or-gating counters are not acceptable when failure results in spurious output(s). 
Further analyses are  required to analyze tradeoffs between using added counters o r  relying upon the 
inherent functional redundancy. 
REDUNDANCY IMPLEMENTATION OF THE BINARY COUNTER 
10.2.18 TESTS OF HVSA EQUIPMENT 
Testing of HVSA functions introduces new test requirements arising primarily because of the array 
size and presence of high voltages. Problems associated with array size are, however, not unique to 
the HVSA; for example, large arrays are  currently planned for manned space programs. Unusual 
aspects of a HVSA test program a re  discussed in the following paragraphs. 
@ Non-uniform, binary, array sections provide a variety of array sizes to be tested compared 
to low voltage arrays, without integrated power conditioning, which a re  usually subdivided 
into many equal areas. 
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e A complete test of a building block regulation system requires a building block size illuminator. 
It is not necessary, however, to provide air mass zero illumination intensity since the main 
array solar cells can operate at much lower intensity. Auxiliary arrays must be driven 
to provide only that power expected at the end of design life -- or  only about 70% of air mass 
zero intensity. 
6 Tests of the stacking switches require more than one array building block. Component tests 
may be conducted using electronic power supplies to simulate array building block voltages. 
Functional system tests will require low level illumination of at least 2 building blocks. 
0 Low level ilhnination tests on a system of building blocks will satisfactorily check out basic 
functions. Full scale illumination is necessary to verify performance under worst case thermal 
conditions, i. e. , power dissipation, but this may be possible on a small area basis. Verifica- 
tion of array first-day-in-orbit power capability may be performed under less than full illumina- . 
tion -- this has been done for conventional arrays. However, the minimum required intensity 
may be greater than that acceptable for functional tests. 
Complete tests of the HVSA will require the availability of load simulators and possibly the real 
loads if specific load characteristics cannot be confidently simulated. 
e Safety - The presence of high voltage will require exercising of normal safety high voltage safety 
precautions. Safeguards must be provided for personnel, test equipment, loads, and the HVSA. 
The recommended system includes provisions for shorting complete building blocks when full 
voltage is not required and personnel protection is needed. However, an unshorted array 
section of 3000 cells can produce many hundreds of volts under very low (1/10 air mass zero 
o r  less) intensity conditions. The possible presence of high voltages will make it necessary 
to provide external array shorting bars during assembly and repair operations. 
Logistics 
a. Large area facilities a r e  required for array fabrication and inspection. 
b. Large area low level intensity illuminators will be required for testing. 
c. Special test facilities are  needed to provide for isolation from high array voltages during 
all test phases. 
d. Complete thermal-vacuum testing of an illuminated HVSA is prohibited by size limitations 
of available facilities, but outdoor sunlight o r  indoor tests under low level illumination is 
practical and should be meaningful if sufficient lower functional level tests are  conducted 
in  vacuum. 
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SECTION 11 
FUTURE WORK 
11.1 GENERAL 
Recommendations for future work, presented herein, are based upon study conclusions that the HVSA is 
feasible and capable of delivering conditioned high voltage - high power at a significant saving in weight 
compared to conventional conditioning techniques. Future work is needed to resolve the problems defined 
in Section 1 0  and perform those tasks which culminate in hardware development, fabrication and test. 
Future work shall be divided into categories convenient for discussion. 
shall, of course, depend upon program level considerations. 
Timing and phasing of these efforts 
11.2 DEVICE DEVELOPMENT 
1. 
2, 
3. 
4. 
5. 
Phased development of a high voltage SCR should be started, with the initial goal to resolve the 
question of device feasibility. A positive finding should be followed by determination of per- 
formance - particularly reverse current leakage and forward voltage drop since these a re  signifi- 
cant to successful thermal designs. Should subsequent effort be desirable, it  will be necessary to 
develop firm performance requirements and proceed to define processes, purchase raw materials, 
design and build specialized processing equipment, and fabricate, test and evaluate small 
quantities of devices. 
Availability of a 1500 volt transistor appears possible within the next year. Some development is 
likely to be required to meet gain, current, and saturation voltage requirements peculiar to the 
HVSA. 
Development of a high voltage signal coupler is required. 
output signal strength, minimization of package thickness, and making electrical connections to 
the input and output devices. 
Major items requiring attention a re  
High voltage coupling diodes rated at 1500 volts, can replace transistor switches for parallel 
connection of building blocks, and should be developed. 
Because high voltage SCR feasibility is in doubt and SCR thermal dissipation on the HVSA kapton 
substrate may be a design limitation, a high voltage electromagnetic vacuum relay should be 
developed. Although 17 Kv-8 ampere vacuum relays a re  available, device dimensions range 
upward from approximately 2 inches (5 cm) and are  incompatible with substrate mounting, It may 
be practical to mount relays external to the spacecraft structure, for example, within the rollout 
array drum void volume, Modification of existing relay designs to reduce weight and volume 
should be considered early in the development cycle. 
11.3 PROOF OF PRINCIPLE DEMONSTRATION 
The selected method of array voltage regulation employs a binary-weighted digital switching system. 
Feasibility and operating principles have been analytically demonstrated. The next step includes fabrication 
and test of a small-scale solar array with breadboard electronics using conventional components to serve 
a s  a live demonstration of proof-of-principle, 
The solar array need only be sized for minimum current output, using a single series connection of con- 
ventional 2 x 2 cm solar cells. 
binary switch 750 volt output building block capable of being regulated tc within 0.1%. Low level intensity 
illumination of the solar array would suffice to demonstrate regulation capability. Anticipated variations 
in solar array I-V curves can be produced by adjusting illumination level and temperature, the latter using 
Table 28 presents the total solar array area required to configure an 11 
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a combination of refrigerated air and heaters. The basic configuration is similar to the selected building 
block except for the addition of those functions performed by the spacecraft computer and data processing 
equipment. 
A block diagram of the breadboard regulation scheme is shown in Figure 91. It includes a load voltage 
sampling network, a constant voltage reference, an e r r o r  amplifier that compares the two signals, and two 
threshold detectors to determine if  sampled voltage is too low or too high. Only one threshold detector will 
have an output a t  any time; each detector is connected to one gate, and in the presence of a detector and 
clock signals, a counter changes state by one count, 
should advance or  decline, at the clock rate. Counter output is coupled to the shorting switches through 
driver stages. 
The activated detector determines whether the count 
Other building block functions are  readily incorporated. 
the array shorting switch function; and conventional relays can be used as high voltage load switches and 
signal couplers. 
Off-the-shelf transistors can be used to perform 
Loads may be simulated with provisions for varying the load current and transient loading. 
The solar array may easily be fabricated on a kapton substrate to provide realistic simulation and to allow 
for subsequent upgrading or thermal vacuum cycling tests. 
Tests shall demonstrate regulation capability a s  a function of load and array changes, impact of solar cell 
failures upon regulation, shorting switch operation, and techniques of establishing building block voltage 
prior to load switch closure. 
11.4 POWER SYSTEMS ANALYSES 
Detailed design of a solar array is preceded by spacecraft level and power systems studies and tradeoffs. 
These latter analyses consider mission goals and spacecraft requirements ; alternate power sys tems are  
compared on the basis of performance, spacecraft compatibility, cost, development risk, growth capability 
etc. Ultimately a single configuration is selected for detailed performance analyses and design. Hardware 
design is based upon performance and interface specifications prepared during the power system design 
effort. Table 29 identifies some of the many factors that are  included within the power systems and array 
analyses. When these analyses a re  completed hardware design can logically follow. 
11.5 HVSA DESIGN AND DEVELOPMENT PROGRAM 
11.5.1 GENERAL 
Progress and results of new device development, device improvement, proof-of-principle breadboard 
regulator tests, power systems and array analyses, and solution of the outstanding problems (Section 10)  
will have a major effect on the timing and scope of a program to design and develop a full scale building 
block (array with integrated power conditioning) mounted upon a roll-up solar array. This section identifies 
the effort to design, develop and test a prototype HVSA employing all the functions, but not the total solar 
cells, of two building blocks. 
and controls, and performance criteria are  intended to be identical to that of a flight HVSA. The quantity 
of solar cells would be limited as a cost effective measure. 
The components, materials, manufacturing processes, designs, inspections 
11.5.2 TASKS IDENTIFIES 
1. Definition of interfaces (mechanical, thermal, electrical, dynamic) and performance requirements 
2. Mechanical design of selected configuration - layouts, s t ress  analyses, design of all hardware 
elements including drum, boom, substrate, leading edge member, attachment hardware to 
spacecraft structure. Solar cell module design. 
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3. 
4. 
5. 
6. 
7. 
8. 
9. 
10. 
Electrical design of solar cell array, power conditioning, and switching functions. Detailed elec- 
trical design of all electronics functions. Determination of number of series/parallel solar cells 
to meet building block required output. Exact sizing of solar array to meet 5 year design goal. 
Thermal analyses of solar array substrate, solar array structure, and all circuit functions to 
define packaging requirements and temperature limits. 
Packaging design and fabrication of all circuit functions using microelectronic components and 
processes. 
Assembly and wiring on the kapton substrate of a single building block with a partial main (power) 
solar array, all (packaged) electronics functions, and all auxiliary arrays. Total building block 
voltage, about 1 Kv, shall be supplied by series connected solar cells. Limited quantities of 
parallel connected cells shall be provided. Glass chips provide mechanical simulation where 
solar cells a r e  omitted. 
Assembly and wiring of an additional building block with a main solar array, all electronics 
functions, and all auxiliary arrays. The main array will provide full output voltage but with only 
a single row of solar cells. Use of this building block described in item (10). 
Design and fabrication of electronic load simulators, electronic building block simulators to attain 
16 f(v capability, and low level illuminators for solar cell power generation. 
Environmental Test Program 
a. Thermal cycling representative of mission 
b. Operational tests to reproduce thermal dissipation extremes, demonstrate regulation 
capability under "coldf! array conditions, and operate array shorting switches under "cold!' 
array conditions . 
c. Assembly of two building blocks to a rollout structure including drum, boom, leading edge 
member, attachment hardware. 
and resonance survey in deployed mode. 
Conduct stowed dynamic tests, deployment-retraction cycles, 
Operational Tests to demonstrate operation of all electronic functions within the building block. 
Use  of two building blocks to demonstrate parallel operation of regulation systems in response to 
dynamic loading. Use of live and electronically simulated building blocks to demonstrate high 
voltage switch operation. 
11.6 PROBLEM SOLUTION 
The effort to resolve those problems identified in Section 10 a re  assigned, in Table 30, to the specific 
category of future work that produces the most effective results. 
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Figure 91. Breadboard Voltage Regulation Block Diagram 
Table 28. Solar Array Area for Breadboard Regulator 
TOTAL 
NUMBER OF INCLUDES ARRAY 
B INARY SWiTCHES BINARY LEVELS AREA 
6 1 ,  2, 4, 8, 16, 32 0.5 ft.2 (0.047M2) 
7 above p lus  64 0.8 (0.074) 
8 above p l u s  128 1.4 (0.13 ) 
9 I' 256 I 1  2.6 (0.24 ) 
10 I' 512 5.0 (4.6 1 
1 1  I' 1024 10 (9.3 1 
I 1  
I 1  
164 
Table 29. Power Systems and Array Design Analysis Factors 
1. POWER SYSTEMS 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Mission goals 
Design l i f e ,  o r b i t  c h a r a c t e r i s t i c s  
Launch vehicle cons t r a in t s  
Operational da t e ,  development and t e s t  cycle 
Re1 i abi 1 i t y  goals , redundancy 
Load descr ipt ions:  vol tages ,  AC/DC s p l i t ,  regulat ion required,  e s sen t i a l  & 
non-essential 
requirements. 
Spacecraft:  
thermal control and l i m i t s ,  shadowing. 
Environment: 
atmosphere, rocket exhaust 
Performance v e r i f i c a t i o n :  ground t e s t ,  telemetry 
Power t r a n s f e r  and o r i en ta t ion  systems 
load p r o f i l e s ,  t r a n s i e n t  requirements; energy s torage 
configurat ion,  o r i en ta t ion  i n - o r b i t ,  dynamic inpu t s ,  
radiat ion ( p a r t i c l e ,  UV) , v ib ra t ion ,  shock, acce le ra t ion ,  
11. ARRAY 
o Configuration: launch stowage; number and s i z e  of sub-arrays; attachment 
locat ion t o  spacecraf t ;  o r i en ta t ion  axes and deployed configuration 
o E l e c t r i c a l :  required power; voltage l e v e l s ;  s i z i n g  f o r  area;  numbers of 
s e r i e s / p a r a l l e l  c e l l s ;  i n t e r f ace  w i t h  power conditioning; shadowing e f f e c t s  
o Dynamics: launch environment; deployed (natural  fo rces ,  pe r tu rba t ions ) .  
o Mechanical : s t r e s s  analyses;  thermal bending; weight versus aspect  
r a t i o  t radeoffs  
o Power Transfer and Orientat ion:  i n t e r f aces ;  power required; l i f e ;  
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Table 30. Problem Resolution Keyed to Future Effort 
Problem Area 
Rad ia t i on  Damage i n  T rans fe r  O r b i t  
Rad ia t i on  Damage t o  Semi conductors 
M i n i m i z a t i o n  o f  Rad ia t i on  Damage E f fec ts  
Thermal C y c l i n g  E f f e c t s  
New o r  M o d i f i e d  Devices 
Load Swi tch  Problems 
Vol tage Spikes 
Power D i s s i p a t i o n  i n  E l e c t r o n i c  C i r c u i t s  
Device C h a r a c t e r i z a t i o n  Vs. Temperature 
I n t e g r a t i o n  o f  Packaging w i t h  t h e  Ar ray  
F a i l u r e  Rate Data Requirements 
S o l a r  A r ray  Temperature P r e d i c t i o n s  
Opera t i  on i n  Space P1 asma Envi ronment 
Mismatch Effects on B ina ry  Regu la t ion  
Capac i t i ve  E f f e c t s  
Opera t iona l  Problems 
Redundancy Implementat ion o f  B ina ry  Counter 
Tests o f  HVSA Equipment 
D -  
P -  
MS - 
PSA - 
H -  
Device Development 
P roo f  o f  P r i n c i p l e  Demonstrat ion 
M iss ion  Stud ies  
Power Systems Analyses 
Hardware Design and Development 
Program Phase 
MS 
H 
H 
H 
D 
D, H 
H 
H 
H 
H 
H 
PSA, H 
-- 
P,  ti 
P, H 
PSA,P,  H 
PSA, H 
H 
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SECTION 12 
CONCLUSIONS 
The purpose of the subject effort was to study electrical configurations for a high voltage solar array 
(HVSA) that would provide regulated D. C. power directly to spacecraft loads. Primary goals included 
definition of (1) conceptual designs of electrical configurations for HVSA systems with integral power con- 
ditioning, i. e. , where all power control functions a re  array mounted, (2) problems @articularly with 
switches) associated with HVSA power system development, and (3) future effort to resolve problems 
identified. 
The following results and conclusions have been derived on the basis of the subject study effort. 
1. 
2. 
3. 
4. 
5.  
6. 
7. 
8. 
9. 
10. 
The high voltage solar array (HVSA) concept with regulation by a binary coded switching system 
is feasible. 
The significant environmental factors affecting operation and survival of the HVSA are charged 
particle radiation damage and thermal cycling. 
A l l  switching functions, except for load and grounding switches, can be performed using transistors. 
Transistors with up to 1500 volt ratings a re  expected to be made available with some development 
effort. 
A quad redundant arrangement of all switch functions is required to approach system reliability 
goals. 
Load and ground switches require a 16 Kv blocking capability which is not available with existing 
semiconductors. Maximum reported capability is 5 Kv for a device developed in the United States; 
the Japanese claim 1 0  Kv capability. 
Because the feasibility of a 16 Kv SCR (silicon controlled rectifier) is questiomble, and very 
high power dissipation is predicted for such a device, it  is recommended that load and ground 
switching be performed withinthe spacecraft using electromagnetic vacuum relays. 
The binary coded switching regulation system with controlled voltage switches is superior to con- 
ventional series and shunt regulated power systems and other digital regulation systems. This 
system features maximum efficiency, minimum parts count, and low power dissipation. 
The HVSA should be synthesized from switchable building blocks. Maximum system efficiency is 
achieved by designing building blocks for highest voltage (1500 volts, limited by transistor capa- 
bility) and maximum current, which minimizes the number of building blocks. Highest reliability 
is achieved with many parallel connected solar cells and bypass diodes across small numbers of 
series connected rows of solar cells. 
Isolation between signal circuits and high voltage circuitry can be achieved with a high blocking 
voltage, (16 Kv) low level, signal coupler. This device consists of a light emitting diode-fiber 
optics-photo sensitive transistor assembly. 
electrical interconnections and packaging cornpatable with array substrate mounting. 
The device is feasible and requires development for 
Large voltage spikes can occur as a result of binary regulation switch operation, but their effects 
can be minimized by design or changes in operational procedures. 
Wide temperature extremes preclude 2 0.1% regulation tolerance if voltage references a re  mounted 
on the array substrate. 
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11. The present solar cell module design is not qualified over the predicted HVSA temperature extremes. 
12. Transfer orbit charged particle radiation damage results in very high HVSA area and weight 
penalties. 
13. Spacecraft loads must be protected by an array shorting switch during (a) HVSA reconfiguration, 
@) the post-eclipse array thermal transient and (c) load connect and disconnect operations. 
14. Regulated load power is delivered by a HVSA building block, employing a binary-coded switching 
arrangement, at 117 watts/m2 and 80 watts/Kg. 
15. Phased development of a 16 Kv SCR should be initiated to ascertain feasibility. Parallel develop- 
ment of a high voltage electromagnetic vacuum relay should be conducted. 
16. HVSA 'testing appears practical; i t  will require large scale illuminators operating at  reduced 
intensity to check most functions. Safety of equipment and personnel wilI require usual high voltage 
practices and procedures. 
17. Power dissipation in the binary regulation switches is not a problem, however, HVSA reconfigura- 
tion switches will require special design consideration to limit temperatures. SCR load switches, 
i f  used, have potentially high dissipation and may present difficult design problems. 
18. Future work recommended includes device development, test of a breadboard llbinaryll regulator 
to demonstrate proof-of-principle, resolution of defined problem areas, and subsequently, design 
and development of a high voltage building block. 
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APPENDIX A 
DETERMINATION O F  MICROELECTRONICS SUBSTRATE TEMPERATURE 
The purpose of this study was to determine i f  sufficient heat transfer exists between the microelectronic 
semiconductor switching device, the space environment and the roll-up solar array during worst case 
conditions, i.e. , (a) maximum solar intensity on the front side of the array,  (b) an on-state condition of 
the switch, and (c) a low orbital altitude of the spacecraft, to maintain a safe operating temperature. 
Heat input from both earth emitted radiation and reflected sunshine (albedo) a re  greatest a t  the lower 
altitudes. 
The steady state high temperature of the array is calculated from established vzlues of emissivity and 
absorptivity, solar input a t  an average 1 .0  A. U. orbit, albedo, earth radiation and the amount of electrical 
power extracted from the array circuitry. The treatment of all energy inputs and outputs yields the follow-. 
ing relation. 
mcdT 
dt 
‘i 
1 
1 
CY 
E 
n 
2 
2 
a! 
E 
S 
9 
- 
CY 
6 
T 
m 
C 
t 
Internally generated heat (power dissipating device) 
Front side absorptivity 
Front side emissivity 
Solar cell conversion efficiency 
Back side absorptivity 
Back side emissivity 
Solar power input 
Reflected sunshine a t  altitude 
CY + a !  
2 
1 2  
1 2  
= Average Absorptivity 
E + E  
2 = Average Emissivity 
Emitted earth radiation at  altitude 
Stefan-Boltzmann Constant 
Area of front, back, and total array,  respectively 
Temp era tur e 
Thermal mass  
Specific heat 
Time 
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Because steady-state temperature T is desired, - dT - 0 and Tss is evaluated: ss dt 
Using the physical values associated with the array (See Section 4, Environment Considerations), the high 
temperature was evaluated to be 82OC (355OK), corresponding to array position over the subsolar point in 
the 100 NM (185 Kmp orbit with no electrical power being delivered to the spacecraft from the array (n = 0). 
The total impact of internally generated heat from semiconductor switches has a minor effect on average 
array temperature compared to solar input. However, localized switch/substrate temperatures may be 
high enough to cause malfunction because of the small dissipating volume of the switch and the inherently 
poor thermal conduction on the kapton array substrate. The following thermal investigation determines 
the temperature of the local high-dissipation switch by iterative computation, 
Heat is  removed from the dissipating element by two methods, conduction and radiation. Conduction takes 
the form of radial heat flow from the microelectronic device to the surrounding isothermal solar array 
blanket. In general, radial heat flow i s  expressed by: 
where 
- 
qc - 
- % 
T1 - 
T2 - 
- 
- 
K =  
r =  
r =  
1 
2 
h =  
2 T h K ( T i T 2 )  
In 2 
1 
r 
the heat removed by conduction 
di ss ipa ting element temperature 
array temperature at distance r 
conducting medium thermal conductivity 
2 
radius of an equivalent, circular area of the heat producing element 
radial distance from the dissipating element to the heat sink (solar array blanket) 
temperature, T2. 
thickness of the conducting material. 
Figure A-1  represents the geometry used to establish the conduction equation. A s  the value of r2  i s  
increased, T2 will approach the array heat sink temperature. In the application under consideration, this 
is due to the fact that the total power to be dissipated i s  a small fraction of the total heat input to a given 
section of solar array blanket. For example, if 2 .5  watts of dissipation i s  generated in an alumina semi- 
conductor substrate having an area of 4 cm2 and heat transfer i s  assumed to occur only by radiation from 
the 4 cm2 substrate area and by conduction through the rollup solar array blanket, the temperature of the 
4 cm2 substrate wi l l  be about 118OC for an array heat sink (blanket) temperature T2 = 82OC (355OK). 
About 0.4W will be radiated from the 4 cm2 area,  and neglecting actual additional radiation from the array 
blanket, 2.1W i s  conducted through the array blanket, radially away from the 4 cm2 area.  A t  a radial 
distance 6 inches (15.2 cm) away from the dissipating alumina substrate, the 2.1W represents less than 
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2% of the heat input received by the array blanket from solar energy, and hence will have a negligible 
effect on blanket temperature. Consequently, the value of 6 inches (15.2 cm) was used for ’2 in evaluating 
Equation (2). Neglecting radiation from the array blanket of the heat conducted away from the dissipating 
alumina substrate not only greatly simplifies the thermal model, but also produces a somewhat conserva- 
tive evaluation of maximum semiconductor temperatures, providing a small safety margin. It i s  also 
noted that the 82OC (355OK) array blanket temperature is conservative also, in that it is based on an unloaded 
array (n = 0 in Equation [l]) directly over the subsolar point in a 100 NM (185 Km) orbit. Loading the 
array to a solar cell efficiency of 8% reduces this temperature about 1OoC (1O0K) a s  shown in Section 4, 
Environment Considerations. 
PHYSICAL LAYOUT OF CONDUCTING MEDIUM 
Figure A-2 illustrates the conducting medium in the roll-up array. 
medium on a nodal basis. Adjacent surfaces in the array “sandwich” construction lie in nearly the same 
isotherm a s  the switch/substrate device; the small temperature gradient is due to the relatively thin layers 
and large surface areas. A s  shown in Figure A-3, the temperature drops (b) through the array cross  . 
section a re  small; less than l0C ( 1 O K )  total. This allows modeling of an isothermal heat-generating source 
a t  a temperature T i  (as shown in Figure A-1) to replace the switch/substrate/array sandwich. 
Figure A-3 presents the conducting 
In the plane of the array,  heat conduction is poor due to the small cross-sectional area of the materials 
and dependent largely on the silicon/expanded metal. Heat conduction through the kapton is minimal. 
Based on the heat conductivity values in Table A -1, assumption 
with the conductivity of silicon in order to evaluate the model in 
Surface radiation also removes energy a s  described by equation 
r - 1/4 
a l A B  + & A T ?  + <ATU + 
e1Af6 + e2Ab6 
Here values of A A , and A a re  the radiating surfaces of the f’ b T 
is made of a uniform conducting medium 
Figure A-1  with Equation (2). 
(1) where, 
(3) 
switch substrate device. 
The sum of the semiconductor switch dissipation energy conducted and radiated is,  
Qi = “ + qc 
Equation (3) becomes, 
T1 = [ a l A F + a A T P  + E A  T 
e1Af6 + E A 6 
2 b  
where q i s  defined in Equation (2); Equation (5) becomes, c 1 a l A f S + a A  T P + E A  T w + Q  i - 2 i ~ h K ( T ~ - T ~ ) ] l / ~  
J In  r2/rl c1Af6 + e2Ab6 
Since T1 i s  implicit in Equation (6), an iterative calculation process i s  necessary to determine the semi- 
conductor switch/substrate temperature a s  a function of substrate area and power dissipation, as presented 
in Section 4, Environment Considerations. 
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Table A-1. Thermal Conductivities of Solar Array Materials 
S i  1 ver Expanded Metal 
Si 1 icon 
Kapton 
Covergl ass 
Sylgard, SMRD 
Adhesive 
wat t s / in .  O K  
10.6 
3 . 2  
4 x 10-3 
4 x 10-2 
8 x 
joul e/m-sec O K 
4.17 x l o2  
1 . 2 6  x l o2  
1 . 5 7  x 10-1 
1 .57  
3.15 x 10-1 
/ ELEMENT I HEAT \ \ 
/ 
Figure A-1. Physical Model for Conduction Equation 
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8 MIL SILICON (0.20MM) 
10 MIL ALUMINA 
NOTE: Expanded Metal. 33:: Metal$= .4 
66% Voids 
Figure A-2, Physical Layout of Solar Array (Typical) 
RADIATION 
s i l i c o n  expanded metal I 
sylgard 182 
T2 
s i l i c o n  
CONDUCTION 
SMRD 
kapton 
f 
kapton adhes ive=SMRD 
T1 (temp of alumina switch/ 
substrate) 
I f kapton td -06' 
A l l  temperatures i n  O C  = O K  RADIATION 
Figure A-3. Nodal Representation of Typical Solar Array Cross Section 
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APPENDIX B 
EFFECT OF COVERGLASS AND BACKSHIELDING THICKNESS OF HVSA WEIGHT AND AREA 
The purpose of this effort is to evaluate the effect on solar array blanket weight and area of a range of cover- 
glass and backshielding thicknesses. The populations of the synchronous orbit trapped electrons and protons 
and the solar flare protons used in the equivalent 1-MeV electron flux determination a re  presented as a 
function of particle energy in Section 9. 1, Radiation Environment and Effects Predictions. 
The analytic effort described throughout this report is based on sizing the solar array to accommodate the 
charged particle degradation incurred with the use of the shielding provided by the reference GE rollout 
solar array, i. e . ,  three mils of Microsheet coverglass and two mils of Kapton substrate plus about one and 
one-half mils of epoxy adhesive constituting the effect radiation backshielding for the solar cells. Additional 
radiation damage calculations were made for 1, 6, 12 and 18 mil coverglass thicknesses. 
was assumed to be equivalent to the coverglass thickness on a gm/cm2 basis for all the calculations. 
Backshielding 
Table B-1 presents the data resulting from the shielding thickness study, showing the damage-equivalent, 
normally-incident 1-MeV electron flux, the percentage of solar cell power remaining at five years in orbit, 
the relative solar cell module area needed to provide the same power, the relative solar array blanket 
(cells, coverglass, interconnections, Kapton substrate) weight on a unit area basis, and the total relative 
solar array blanket weight on a system level basis. The latter parameter is the product of the relative area 
and the relative unit weight factors. Figure B-1 presents graphically the relative area and relative total 
blanket weights as a function of coverglass shielding thickness. 
This analysis has not attempted to define the weight of storage drum, boom and deployment mechanism 
associated with the various shielding thickness. 
and require a specific design effort for a given blanket area and weight. The conclusion drawn from this 
analysis is that a lighter system weight is obtained with the use of thinner coverglass shields. It appears 
that one-mil thick coverglass is  more advantageous than the three-mil glass used for this study, on a total 
weight basis. However, the solar cell module fabrication processes will be impacted by the requirement 
to handle very thin shielding, and must be carefully considered, along with environmental (thermal cycling) 
qualification, to determine optimum system cost effectiveness. 
These component weights a r e  a function of blanket weight 
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Table B-1. Solar Array Parameters for Various Coverglass Thicknesses 
Coverglass 1-MeV F l u x  Pwr Remaining Relative Relative Re1 a t i  ve 
Thickness (e/cm2/5yrs) a t  5 years SA Module Weight per Total SA W t .  
IMils) (Pereen t ) Area U n i t  area (bl anket) 
7 9.4 x 10 54 1.09 .735 .80 
3 5.3 59 1 .o 1 .o 1 .o 
6 1.36 71 . a30 1.40 1.16 
12  5.84 x 10 78 .755 2.20 1.66 
18 3.06 x 10 83 .710 3.00 2.13 
15 
I 
! 14 
14 
I I , 
I 1 I I 
0 2 4 6 8 10 12 19 16 18 (MILS) 
COVE A GL AS S Tu / C k N E  S5 
Figure B-1. Effect of Coverglass Thickness on Solar Array Module Area and Weight for a Fixed Power 
Output at Five Years in Synchronous Orbit 
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APPENDIX C 
NEW TECHNOLOGY 
This contract is subject to NASA requirements for New Technology reporting. One item is reported herein 
as New Technology; it is the technique of "High Voltage Solar Array Regulation by Means of a Binary-Coded 
Switching System with Controlled Voltage Regulation Switches. This system is described in Section 5 . 2 . 3 ,  
Techniques for Regulation by Discrete Switching. 
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